ECO-system: Embracing the change in placement

Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC

Volumn , Issue , 2007, Pages 147-152

  Roy, Jarrod A ^a   Markov, Igor L ^a  

^a The Department of Civil and Environmental Engineering   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

DESIGN AUTOMATION CONFERENCE (DAC); DESIGN FLOWS; ENGINEERING CHANGE ORDERS (ECO); FIXED OBJECTS; HIGH LEVEL SYNTHESIS (HLS); INTERCONNECT OPTIMIZATION; LARGE REGIONS; NET LIST; PATHOLOGICAL CASES; PHYSICAL ASPECTS; PHYSICAL SYNTHESIS; ROBUST SY STEMS; SOUTH PACIFIC; SYSTEM OPTIMIZATIONS;

COMPUTER AIDED DESIGN; DIGITAL INTEGRATED CIRCUITS; INDUSTRIAL ENGINEERING; MECHANIZATION;

OPTIMIZATION;

EID: 46649117136     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ASPDAC.2007.357977     Document Type: Conference Paper

References (41)

1. C. J. Alpert, G.-J. Nam, P. Villarrubia and M. C. Yildiz, "Placement Stability Metrics," ASPDAC, pp. 1144-1147, January 2005.
2. S. N. Adya and I. L. Markov "Consistent Placement of Macro-blocks Using Floorplanning and Standard-Cell Placement", ISPD, pp. 12-17, 2002.
3. S. N. Adya and I. L. Markov, "Fixed-outline Floorplanning: Enabling Hierarchical Design", IEEE Trans. on VLSI, vol. 11, no. 6, pp. 1120-1135, December 2003.
4. (ICCD 2001, pp. 328-334).
5. S. N. Adya, I. L. Markov and P. G. Villarrubia, "On Whitespace and Stability in Mixed-Size Placement," to appear in Integration: the VLSI Journal, 2006.
6. A. Agnihotri et al., " Mixed Block Placement via Fractional Cut Recursive Bisection," IEEE TCAD, vol. 24, no. 5, pp 748-761, 2005.
7. (ICCAD 2003, PP. 307-310).
8. U. Brenner and J. Vygen, "Legalizing a Placement With Minimum Total Movement," IEEE TCAD, vol. 23, no. 12, pp. 1597-1613, 2004.
9. (ISPD 2004, PP. 2-9).
10. A. E. Caldwell, A. B. Kahng, I. L. Markov, "Optimal Partitioners and End-case Placers for Standard-cell Layout," IEEE TCAD, vol. 19, no. 11, pp. 1304-1314, 2000.
11. (ISPD 1999, PP. 90-96).
12. C.-C. Chang, J. Cong, D. Pan and X. Yuan, "Multilevel Global Placement with Congestion Control," IEEE TCAD, vol. 22, no. 4 pp. 395-409, 2003.
13. C.-C. Chang, J. Cong and X. Yuan, "Multi-Level Placement for Large-Scale Mixed-Size IC Designs," ASPDAC, pp. 325-330, 2003.
14. T. C. Chen, Y. W. Chang and S. C. Lin, "IMF: Interconnect-Driven Multilevel Floorplanning for Large-Scale Building-Module Designs," ICCAD, pp. 159-164, November 2005.
15. J. Cong and M. Sarrafzadeh, "Incremental Physical Design" ISPD, pp. 84-92, 2000.
16. J. Cong, M. Romesis and J. Shinneri, "Robust Mixed-Size Placement Under Tight White-Space Constraints," ICCAD, pp. 165-173, 2005.
17. J. Cong and M. Xie, "A Robust Detailed Placement for Mixed-Size IC Designs," ASPDAC, pp. 188-194, 2006.
18. K. Doll, F. M. Johannes and K. J. Antreich, "Iterative Placement Improvement By Network Flow Methods," IEEE TCAD, vol. 13, no. 10, pp. 1189-1200, Oct. 1994.
19. W. Donath et al., "Transformational Placement and Synthesis", DATE, pp. 194-201. 2000.
20. C. M. Fiduccia and R. M. Mattheyses, "A Linear-Time Heuristic for Improving Network Partitions," DAD, pp. 175-181, June 1982.
21. R. Goering, "Cadence CTO: CAD 'Foundations' Must Change," EETimes, April 11, 2006, http://www.eetimes.com/showArticle.jhtml?articleID= 185300099
22. D. Hill, "Method and System for High Speed Detailed Placement of Cells Within and Integrated Circuit Design," US Patent 6370673, April 2002.
23. S. W. Hur and J. Lillis, "Mongrel: Hybrid Techniques for Standard Cell Placement," ICCAD, pp. 165-170, 2000.
24. Z.-W. Jiang et al., "NTUPlace2: A Hybrid Placer Using Partitioning and Analytical Techniques," ISPD, pp. 215-217, 2006.
25. A. B. Kahng and S. Mantik, "On Mismatches Between Incremental Optimizers and Instance Perturbations in Physical Design Tools," ICCAD, pp. 17-22, 2000.
26. A. B. Khang and Q. Wang, "Implementation and Extensibility of an Analytic Placer," IEEE TCAD, vol. 25, no. 5, pp. 734-747, May 2005.
27. C. Li, M. Xie, C. K. Koh, J. Cong and P. H. Madden, "Routability- driven Placement and While Space Allocation," ICCAD, pp. 394-401, 2004.
28. C. Li, C.-K. Koh and P. H. Madden, "Floorplan Management: Incremental Placement for Gate Sizing and Buffer Insertion," ASPDAC, pp. 349-354, January 2005.
29. L. Luo, Q. Zhou, X. Hong and H. Zhou, "Multi-stage Detailed Placement Algorithm for Large-Scale Mixed-Mode Layout Design," ICCSA, pp. 896-905, 2005.
30. T. Luo, H. Ren, C. J. Alpertand D. Pan, "Computational Geometry Based Placement Migration," ICCAD, pp. 41-47, 2005.
31. M. D. Moffitt, A. N. Ng, I. L. Markov, M. E. Pollack, "Constraint-driven Floorplan Repair," DAC, 2006.
32. G.-J. Nam, C. J. Alpert, P. Villarrubia, B. Winter and M. Yildiz, "The ISPD2005 Placement Contest and Benchmark Suite," ISPD, pp. 216-220. 2005.
33. A. N. Ng, I. Markov, R. Aggarwal and V. Ramachandran, "Solving Hard Instances of Floorplacement," ISPD, pp. 170-177, April 2006.
34. M. Pa, N. Viswanathan and C. Chu, "An Efficient and Effective Detailed Placement Algorithm," ICCAD, pp. 48-55, 2005.
35. H. Ren, D. Z. Pan, C. J. Alpert and P. Villarrubia, "Diffusion-based Placement Migration," DAC, pp. 515-520, 2005.
36. J. A. Roy, S. N. Adya, D. A. Papa and I. L. Markov, "Min-cut Floorplacement," IEEE TCAD, vol. 25, no. 7, pp. 1313-1326, 2006.
37. J. A. Roy, J. F. Lu and I. L. Markov, "Seeing the Forest and the Trees: Steiner Wirelength Optimization in Placement," ISPD, pp. 78-85, April 2006.
38. J. A. Roy, D. A. Papa, A. N. Ng, I. L. Markov, "Satisfying Whitespace Requirements in Top-down Placement," ISPD, pp. 206-208, April 2006.
39. N. Selvakkumaran and G. Karypis, "Theto - A Fast, Scalable and High-quality Partitioning Driven Placement Tool," Technical report, Univ. of Minnesota, 2004.
40. N. Viswanathan, M. Pan and C. Chu, "FastPlace 2.0: An Efficient Analytical Placer for Mixed-Mode Designs," ASPDAC, pp. 195-200, 2006.
41. J. Vygen, "Algorithms for Large-Scale Flat Placement," DAC, pp. 746-751, 1997.