-
1
-
-
0742321357
-
Fixed-outline Floorplanning: Enabling Hierarchical Design
-
S. N. Adya and I. L. Markov. Fixed-outline Floorplanning: Enabling Hierarchical Design. In IEEE Trans. on VLSI Systems, vol. 11(6), pages 1120-1135, 2003.
-
(2003)
IEEE Trans. on VLSI Systems
, vol.11
, Issue.6
, pp. 1120-1135
-
-
Adya, S.N.1
Markov, I.L.2
-
2
-
-
2942630783
-
Almost optimum, placement legalization by minimum cost flow and dynamic programming
-
U. Brenner, A. Pauli, and J. Vygen. Almost optimum, placement legalization by minimum cost flow and dynamic programming. In Proc. of ISPD '04, pages 2-9, 2004.
-
(2004)
Proc. of ISPD '04
, pp. 2-9
-
-
Brenner, U.1
Pauli, A.2
Vygen, J.3
-
3
-
-
84954416950
-
Multi-level placement for large-scale mixed-size ic designs
-
C. Chang, J. Cong, and X. Yuan. Multi-level placement for large-scale mixed-size ic designs. In Proc. of ASP-DAC '03, pages 325-330, 2003.
-
(2003)
Proc. of ASP-DAC '03
, pp. 325-330
-
-
Chang, C.1
Cong, J.2
Yuan, X.3
-
4
-
-
33748626715
-
Robust mixed-size placement under tight white-space constraints
-
J. Cong, M. Romesis, and J. R. Shinnerl. Robust mixed-size placement under tight white-space constraints. In Proc. of ICCAD '05, pages 165-172, 2005.
-
(2005)
Proc. of ICCAD '05
, pp. 165-172
-
-
Cong, J.1
Romesis, M.2
Shinnerl, J.R.3
-
5
-
-
85165859773
-
Fast floorplanning by look-ahead enabled recursive bipartitioning
-
Technical Report TR040043, Computer Science Dept, UCLA
-
J. Cong, M. Romesis, and J. Shinnerl. Fast floorplanning by look-ahead enabled recursive bipartitioning. Technical Report TR040043, Computer Science Dept., UCLA, 2004.
-
(2004)
-
-
Cong, J.1
Romesis, M.2
Shinnerl, J.3
-
6
-
-
84861421567
-
Fast floorplanning by look-ahead enabled recursive bipartitioning
-
J. Cong, M. Romesis, and J. Shinnerl. Fast floorplanning by look-ahead enabled recursive bipartitioning. In Proc. of ASP-DAC '05, pages 1119-1122, 2005.
-
(2005)
Proc. of ASP-DAC '05
, pp. 1119-1122
-
-
Cong, J.1
Romesis, M.2
Shinnerl, J.3
-
7
-
-
33745968360
-
A Robust Detailed Placement for Mixed-Size IC Designs
-
J. Cong and M. Xie. A Robust Detailed Placement for Mixed-Size IC Designs. In Proc. of ASP-DAC '06, pages 188-194, 2006.
-
(2006)
Proc. of ASP-DAC '06
, pp. 188-194
-
-
Cong, J.1
Xie, M.2
-
8
-
-
2942660384
-
Method and system for high, speed detailed placement of cells within an integrated circuit design,
-
US Patent 6370673, April
-
D. Hill. Method and system for high, speed detailed placement of cells within an integrated circuit design, US Patent 6370673, April 2002.
-
(2002)
-
-
Hill, D.1
-
9
-
-
33745967691
-
Architecture and details of a high quality, large-scale analytical placer
-
A. B. Kahng, S. Reda, and Q. Wang. Architecture and details of a high quality, large-scale analytical placer. In Proc. of ICCAD '05, 2005.
-
(2005)
Proc. of ICCAD '05
-
-
Kahng, A.B.1
Reda, S.2
Wang, Q.3
-
10
-
-
2942639676
-
Recursive bisection based mixed block placement
-
A. Khatkhate, et. al. Recursive bisection based mixed block placement. In Proc. of ISPD '04, pages 84-89, 2004.
-
(2004)
Proc. of ISPD '04
, pp. 84-89
-
-
Khatkhate, A.1
et., al.2
-
11
-
-
0020734713
-
An. algorithm to compact a VLSI symbolic layout with mixed constraints
-
Y. Liao and C. K. Wong. An. algorithm to compact a VLSI symbolic layout with mixed constraints. In IEEE Transactions on CAD, Vol. 2, No. 2, 1983.
-
(1983)
IEEE Transactions on CAD
, vol.2
, Issue.2
-
-
Liao, Y.1
Wong, C.K.2
-
12
-
-
33746056861
-
Optimal rectangle packing: A meta-CSP approach
-
To appear in
-
M. D. Moffitt and M. E. Pollack. Optimal rectangle packing: a meta-CSP approach. To appear in Proc. of ICAPS '06, 2006.
-
(2006)
Proc. of ICAPS '06
-
-
Moffitt, M.D.1
Pollack, M.E.2
-
13
-
-
0006685403
-
Post-Placement Residual-Overlap Removal with Minimal Movement
-
S. Nag and K. Chaudhary. Post-Placement Residual-Overlap Removal with Minimal Movement. In Proc. of DATE '99, pages 581-586, 1999.
-
(1999)
Proc. of DATE '99
, pp. 581-586
-
-
Nag, S.1
Chaudhary, K.2
-
15
-
-
0026175734
-
Branch-and-bound placement for building block, layout
-
H. Onodera, Y. Taniguchi, and K. Tkmaru. Branch-and-bound placement for building block, layout. In Proc. of DAC '91, pages 433-439, .1991.
-
(1991)
Proc. of DAC '91
, pp. 433-439
-
-
Onodera, H.1
Taniguchi, Y.2
Tkmaru, K.3
-
16
-
-
27944460983
-
Diffusion-based placement migration
-
H. Ren, D. Z. Pan, C. J. Alpert, and P. Villarrubia. Diffusion-based placement migration. In Proc. of DAC '05, pages 515-520, 2005.
-
(2005)
Proc. of DAC '05
, pp. 515-520
-
-
Ren, H.1
Pan, D.Z.2
Alpert, C.J.3
Villarrubia, P.4
-
17
-
-
29144503209
-
Capo: Robust and scalable open-source min-cut floorplacer
-
J. A. Roy, et. al. Capo: robust and scalable open-source min-cut floorplacer. In Proc. of ISPD '05, pages 224-226, 2005.
-
(2005)
Proc. of ISPD '05
, pp. 224-226
-
-
Roy, J.A.1
et., al.2
-
18
-
-
84962289614
-
A Unified Method to Handle Different Kinds of Placement Constraints in. Floorplan Design
-
E. Young, M.L. Ho, and C. Chu. A Unified Method to Handle Different Kinds of Placement Constraints in. Floorplan Design. In Proc. of ASP-DAC '02, pages 661-670, 2002.
-
(2002)
Proc. of ASP-DAC '02
, pp. 661-670
-
-
Young, E.1
Ho, M.L.2
Chu, C.3
|