On legalization of row-based placements

Proceedings of the ACM Great Lakes Symposium on VLSI

Volumn , Issue , 2004, Pages 214-219

  Kahng, Andrew B ^a   Markov, Igor L ^b   Reda, Sherief ^a  

^a UNIVERSITY OF CALIFORNIA   (United States)

^b University of Michigan   (United States)

Author keywords

Detailed placement; Legalization; Min cut placement

Indexed keywords

BENCHMARKING; COMPUTATIONAL METHODS; DYNAMIC PROGRAMMING; INTEGRATED CIRCUITS; OPTIMIZATION; PERTURBATION TECHNIQUES;

DETAILED PLACEMENT; LEGALIZATION; MIN-CUT PLACEMENT;

ROUTERS;

EID: 2942676623     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/988952.989004     Document Type: Conference Paper

References (24)

1. S. Adya, I. Markov and P. Villarrubia, "On Whitespace and Stability in Mixed-Size Placement," in IEEE Proc. of Intl. Conf. on Computer-Aided Design, 2003, pp. 311-317.
2. S. N. Adya et al., "Benchmarking for Large-Scale Placement and Beyond," ACM/IEEE Intl. Symp. Phys. Design, 2003, pp. 95-103.
3. S. Akers, "On the Use of the Linear Assignment Algorithm in Module Placement," in ACM/IEEE Proc. of Design Autom. Conf., 1981, pp. 13-144.
4. C. J. Alpert, "The ISPD98 Circuit Benchmark Suite," in ACM/IEEE Intl. Symp. on Physical Design, 1998, pp. 18-25.
5. UCLA Physical Design Tools, "http://vlsicad.cs.ucla.edu/software/ PDtools,"
6. U. Brenner and J. Vygen, "Faster Optimal Single-Row Placement with Fixed Ordering," in Design, Autom. and Test in Europe, 2000, pp. 117-122.
7. A. E. Caldwell, A. B. Kahng and I. L. Markov, "Optimal Partitioners and End-case Placers for Standard-cell Layout," IEEE Trans. on Computer-Aided Des., vol. 19(11), pp. 1304-13, 2000.
8. A. Caldwell, I. Markov and A. Kahng, "Hierarchical Whitespace Allocation in Top-down Placement," IEEE Trans. on Computer-Aided Design, vol. 22(11), 2003.
9. A. E. Caldwell, A. B. Kahng and I. L. Markov, "Can Recursive Bisection Alone Produce Routable Placements?" in ACM/IEEE Proc. of Design Autom. Conf., 2000, pp. 477-482.
10. T. Chan, J. Gong, T. Kong and J. Shinnerl, "Multilevel Optimization for Large-Scale Circuit Placement," in IEEE Proc. of Intl. Conf. on Computer-Aided Design, 2000, pp. 171-176.
11. C. K. Cheng and E. S. Kuh, "Module Placement Based on Resistive Network Optimization," IEEE Trans, on Computer-Aided Design, vol. 4, July 1984, pp. 115-122.
12. K. Doll, F. Johannes and K. Antreich, "Iterative Placement Improvement by Network Flow Methods," IEEE Trans. on Computer-Aided Design, vol. 13(10), 1994, pp. 1189-1200.
13. H. Eisenmann and F. M. Johannes, "Generic Global Placement and Floorplanning," in ACM/IEEE Proc. of Design Autom. Conf., 1998, pp. 269-274.
14. K. M. Hall, "An r-Dimensional Quadratic Placement Algorithm," Management Science, vol. 17, pp. 219-229, 1970.
15. D. Hill, "Method and System for High Speed Detailed Placement of Cells Within an Integrated Circuit Design," US Patent 6370673, 2001.
16. S. W. Hur and J. Lillis, "Mongrel: Hybrid Techniques for Standard Cell Placement," in IEEE Proc. of Intl. Conf. on Computer Aided Design, 2000, pp. 165-170.
17. A. B. Kahng, P. Tucker and A. Zelikovsky, "Optimization of Linear Placements for Wirelength Minimization with Free Sites," in Asia and South Pacific Design Autom. Conf., 1999, pp. 241-244.
18. T. Lengauer, Combinatorial Algorithms for Integrated Circuit Layout, 1st ed. John Wiley & Sons, 1990.
19. K. Takahashi, K. Nakajima, M. Terai and K. Sato, "Min-Cut Placement With Global Objective Functions for Large Scale Sea-Of-Gates Arrays," in IEEE Trans. on Computer-Aided Design, vol. 14(4), 1995, pp. 434-446.
20. J. Vygen, "Algorithms for Detailed Placement of Standard Cells," in Design, Autom. and Test in Europe, 1998, pp. 321-324.
21. J. Vygen, "Algorithms for Large-Scale Flat Placement," in ACM/IEEE Proc. of Design Autom. Conf., 1997, pp. 746-751.
22. M. Wang, X. Yang and M. Sarrafzadeh, "DRAGON2000: Standard-Cell Placement Tool for Large Industry Circuits," in IEEE Proc. of Intl. Conf. on Computer-Aided Design, 2001, pp. 260-263.
23. X. Yan, B. K. Choi and M. Sarrafzadeh, "Routabtility Driven White Space Allocation for Fixed-Die Standard-Cell Placement," in ACM/IEEE Intl. Symp. on Physical Design, 2002, pp. 42-47.
24. M. C. Yildiz and P. H. Madden, "Improved Cut Sequences for Partitioning Based Placement," in ACM/IEEE Proc. of Design Autom. Conf., 2001, pp. 776-779.