|
Volumn , Issue , 2003, Pages 196-201
|
Timing optimization of FPGA placements by logic replication
|
Author keywords
Logic Replication; Placement; Programmable Logic; Timing Optimization
|
Indexed keywords
ALGORITHMS;
INTERCONNECTION NETWORKS;
LOGIC CIRCUITS;
OPTIMIZATION;
LOGIC REPLICATION;
FIELD PROGRAMMABLE GATE ARRAYS;
|
EID: 0043136765
PISSN: 0738100X
EISSN: None
Source Type: Conference Proceeding
DOI: 10.1145/775884.775885 Document Type: Conference Paper |
Times cited : (26)
|
References (12)
|