Whole Execution Traces and Their Applications

ACM Transactions on Architecture and Code Optimization

Volumn 2, Issue 3, 2005, Pages 301-334

  Zhang, Xiangyu ^a   Gupta, Rajiv ^a  

^a University of Arizona   (United States)

Author keywords

Addresses; Algorithms; Compression; Control flow; Dependences; Measurement; Performance; Profiling; Values

Indexed keywords

EID: 84997350878     PISSN: 15443566     EISSN: 15443973     Source Type: Journal    
DOI: 10.1145/1089008.1089012     Document Type: Article

References (53)

1. Albonesi, D. H. 1999. Selective Cache Ways: On-Demand Cache Resource Allocation. In Intl. Symposium on Microarchitecture., IEEE Computer Society, Haifa., 248-259.
2. Aragon, J., Gonzalez, J., and Gonzalez, A. 2003. Power-Aware Control Speculation Through Selective Throttling. In Intl. Symposium on High-Performance Computer Architecture. IEEE Computer Society, Anaheim, CA. 103-112.
3. Bala, V., Duesterwald, E., and Banerjia, S. 2000. Dynamo: A Transparent Dynamic Optimization System. In Conference on Programming Language Design and Implementation. ACM Press, New York. 1-12.
4. Baniasadi, A. and Moshovos, A. 2002. Branch Predictor Prediction: A Power-Aware Branch Predictor for High-Performance Processors. In Intl. Conference on Computer Design. IEEE Computer Society, Freiburg. 458-461.
5. Barroso, L. et al. 1998. Memory System Characterization of Commercial Workloads. In Intl. Symposium on Computer Architecture. IEEE Computer Society, Barcelona. 3-14.
6. Black, B., Rychlik, B., and Shen, J. 1999. The Block-Based Trace Cache. In Intl. Symposium on Computer Architecture. IEEE Computer Society, Atlanta, GA. 196-207.
7. Brooks, D., Tiwari, V., and Martonosi, M. 2000. Wattch: A Framework for Architectural-Level Power Analysis and Optimizations. In Intl. Symposium on Computer Architecture., ACM Press, New York., 83-94.
8. Burger, D. and Austin, M. 1997. Simplescalar Tool Set, Version 2. 0. Tech. Rep. CS-TR-97-1342, University of Wisconsin, Madison. June.
9. Calder, B. and Grunwald, D. 1994. Fast and Accurate Instruction Fetch and Branch Prediction. In Intl. Symposium on Computer Architecture. IEEE Computer Society Press, Chicago, IL. 211.
10. Chen, T. and Baer, J. 1994. A Performance Study of Software and Hardware Data Prefetching Schemes. In Intl. Symposium on Computer Architecture. IEEE Computer Society Press, Chicago, IL. 223-232.
11. Cooper, K. and McIntosh, N. 1999. Enhanced Code Compression for Embedded RISC Processors. In Conference on Programming Language Design and Implementation., ACM Press, New York., 139-149.
12. Dutta, S. and Franklin, M. 1995. Control Flow Prediction with Tree-Like Subgraphs for Superscalar Processors. In Intl. Symposium on Microarchitecture., IEEE Computer Society Press, Ann Arbor, MI., 258-263.
13. Friendly, D., Patel, S., and Patt, Y. 1997. Alternative Fetch and Issue Techniques from the Trace Cache Mechanism. In Intl. Symposium on Microarchitecture., IEEE Computer Society, Research Triangle Park, NC., 24-33.
14. Ghose, K. and Kamble, M. B. 1999. Reducing Power in Superscalar Processor Caches Using Subbanking, Multiple Line Buffers and Bit-line Segmentation. In Intl. Symposium on Low Power Electronics and Design., ACM Press, New York., 70-75.
15. Halambi, A., Shrivastava, A., Biswas, P., Dutt, N., and Nicolau, A. 2002. An Efficient Compiler Technique for Code Size Reduction Using Reduced Bit-Width ISAs. In Conference on Design, Automation and Test in Europe., IEEE Computer Society, Paris., 402-408.
16. Hao, E., Chang, P., Evers, M., and Patt, Y. 1996. Increasing the Instruction Fetch Rate via Block-Structured Instruction Set Architectures. In Intl. Symposium on Microarchitecture., IEEE Computer Society, Paris., 191-200.
17. HENNING, J. 2000. SPEC CPU 2000: Measuring Performance in the New Millennium. IEEE Computer 33, 7 (July), 28-35.
18. Jacobson, Q., Rotenberg, E., and Smith, J. 1997. Path-based Next Trace Prediction. In Intl. Symposium on Microarchitecture., IEEE Computer Society, Research Triangle Park, NC., 14-23.
19. Jourdan, S. et al. 2000. Extended Block Cache. In Intl. Symposium on High-Performance Computer Architecture., IEEE Computer Society, Toulouse., 61-70.
20. Kathail, V., Schlansker, M., and Rau, B. 1994. HPL PlayDoh Architecture Specification. Tech. Rep. HPL-93-80, HP Labs.
21. Manohar, R. and Heinrich, M. 1999. The Branch Processor Architecture. Tech. Rep. CSL-TR-1999-1000, Cornell Computer Systems Laboratory. Nov.
22. May, C. et al. 1994. The PowerPC Architecture. Morgan Kaufman, San Mateo, CA.
23. Mcfarling, S. 1993. Combining Branch Predictors. Tech. Rep. TN-36, DEC WRL. June.
24. Melvin, S. and Patt, Y. 1995. Enhancing Instruction Scheduling with a Block-structured ISA. Intl. Journal on Parallel Processing 23, 3 (June), 221-243.
25. Moshovos, A., Pnevmatikatos, D. N., and Baniasadi, A. 2001. Slice-Processors: An Implementation of Operation-Based Prediction. In Intl. Conference on Supercomputing., ACM Press, New York., 321-334.
26. Oberoi, P. and Sohi, G. 2003. Parallelism in the Front-End. In Intl. Conference on Computer Architecture., ACM Press, New York., 230-240.
27. Parikh, D., Skadron, K., Zhang, Y., Barcella, M., and Stan, M. R. 2002. Power Issues Related To Branch Prediction. In Intl. Symposium on High-Performance Computer Architecture. IEEE Computer Society, Boston, MA. 233-246.
28. Patel, S., Evers, M., and Patt, Y. 1998. Improving Trace Cache Effectiveness with Branch Promotion and Trace Packing. In Intl. Symposium on Computer Architecture. ACM Press, New York. 262-271.
29. Patt, Y. 2001. Requirements, Bottlenecks, and Good Fortune: Agents for Microprocessor Evolution. Proceedings of the IEEE 89, 11 (Nov.), 1153-1159.
30. Petrov, P. and Orailoglu, A. 2003. Low-power Branch Target Buffer for Application-Specific Embedded Processors. In Euromicro Symposium on Digital Systems Design., IEEE Computer Society, Washington, DC., 158-165.
31. Pnevmatikatos, D. N., Franklin, M., and Sohi, G. S. 1993. Control Flow Prediction for Dynamic ILP Processors. In Intl. Symposium on Microarchitecture., IEEE Computer Society Press, Austin, TX., 153-163.
32. Powell, M. et al. 2001. Reducing Set-Associative Cache Energy via Way Prediction and Selective Direct-Mapping. In Intl. Symposium on Microarchitecture., IEEE Computer Society, Austin, TX, 54-65.
33. Ramirez, A., Larriba-Pey, J., and Valero, M. 2001. Branch Prediction Using Profile Data. In EuroPar Conference., Springer-Verlag, New York., 386-393.
34. Ramirez, A., Santana, O., Labriba, J., and Valero, M. 2002. Fetching Instruction Streams. In Intl. Symposium on Microarchitecture., IEEE Computer Society Press, Istanbul., 371-382.
35. Reinman, G., Austin, T. and Calder, C. 1999a. A Scalable Front-End Architecture for Fast Instruction Delivery. In Intl. Symposium on Computer Architecture., IEEE Computer Society, Atlanta, GA., 234-245.
36. Reinman, G., Calder, B., and Austin, T. 1999b. Fetch Directed Instruction Prefetching. In Intl. Symposium on Microarchitecture., IEEE Computer Society, Haifa., 16-27.
37. Reinman, G., Calder, C., and Austin, T. 2001. Optimizations Enabled by a Decoupled Front-End Architecture. IEEE TC 50, 40 (Apr.), 338-435.
38. Reinman, G., Calder, B., and Austin, T. M. 2002. High Performance and Energy Efficient Serial Prefetch Architecture. In Intl. Symposium on High-Performance Computing., Springer-Verlag, New York., 146-159.
39. Ronen, R., Mendelson, A., et al. 2001. Coming Challenges in Microarchitecture and Architecture. Proceedings of the IEEE 89, 3 (Mar.), 325-340.
40. Rotenberg, E., Bennet, S., and Smith, J. 1996. Trace Cache: A Low Latency Approach to High Bandwidth Instruction Fetching. In Intl. Symposium on Microarchitecture., IEEE Computer Society, Austin, TX., 24-34.
41. Santana, O. J., Ramirez, A., Larriba-Pey, J. L., and Valero, M. 2004. A Low-Complexity Fetch Architecture for High-Performance Superscalar Processors. ACM Transactions on Architecture and Code Optimization 1, 2, 220-245.
42. Schlansker, M. and Rau, B. 1999. EPIC: An Architecture for Instruction-Level Parallel Processors. Tech. Rep. HPL-99-111, HP Labs.
43. Seznec, A. et al. 1996. Multiple-Block Ahead Branch Predictors. In Intl. Conference on Architectural Support for Programming Languages and Operating Systems., ACM Press, New York., 116-127.
44. Seznec, A. et al. 2003. Effective Ahead Pipelining of Instruction Block Address Generation. In Intl. Conference on Computer Architecture., ACM Press, New York., 241-252.
45. Shim, S., Kwak, J.-W., Kim, C.-H., Jhang, S.-T., and Jhon, C.-S. 2005. Power-aware Branch Logic: A Hardware Based Technique for Filtering Access to Branch Logic. In Intl. Embedded Computer Systems: Architectures, Modeling and Simulation Workshop. Springer-Verlag, New York. 162-171.
46. Shivakumar, P. and Jouppi, N. 2001. Cacti 3. 0: An Integrated Cache Timing, Power, Area Model. Tech. Rep. 2001/02, Compaq Western Research Laboratory. Aug.
47. Stark, J., Racunas, P., and Patt, Y. 1997. Reducing the Performance Impact of Instruction Cache Misses by Writing Instructions into the Reservation Stations Out-of-Order. In Intl. Symposium on Microarchitecture., IEEE Computer Society, Research Triangle Park, NC., 34-43.
48. Topham, N. and McDougall, K. 1995. Performance of the Decoupled ACRI-1 Architecture: the Perfect Club. In Intl. Conference on High-Performance Computing and Networking., SpringerVerlag, New York., 472-480.
49. Wedig, R. and Rose, M. 1984. The Reduction of Branch Instruction Execution Overhead Using Structured Control Flow. In Intl. Symposium on Computer Architecture., ACM Press, New York., 119-125.
50. Yeh, T. and Patt, Y. 1992. A Comprehensive Instruction Fetch Mechanism for a Processor Supporting Speculative Execution. In Intl. Symposium on Microarchitecture., IEEE Computer Society Press, Portland, OR., 129-139.
51. Yeh, T. and Patt, Y. 1993. A Comparison of Dynamic Branch Predictors that use Two Levels of Branch History. In Intl. Symposium on Computer Architecture., IEEE Computer Society Press, Philadelphia, PA., 257-266.
52. Zmily, A. and Kozyrakis, C. 2005. Energy-Efficient and High-Performance Instruction Fetch using a Block-Aware ISA. In Intl. Symposium on Low Power Electronics and Design., ACM Press, New York., 36-41.
53. Zmily, A., Killian, E., and Kozyrakis, C. 2005. Improving Instruction Delivery with a Block-Aware ISA. In EuroPar Conference., Springer-Verlag, Lisbon., 530-539.