Parallelism in the front-end

Conference Proceedings - Annual International Symposium on Computer Architecture, ISCA

Volumn , Issue , 2003, Pages 230-240

  Oberoi, Paramjit S ^a   Sohi, Gurindar S ^a  

^a University of Wisconsin Madison   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

DYNAMIC PROGRAMMING; PIPELINE PROCESSING SYSTEMS; REDUCED INSTRUCTION SET COMPUTING; SEQUENTIAL MACHINES; THROUGHPUT;

DYNAMIC INSTRUCTION STREAM; PARALLEL FRONT END; SEQUENTIAL FRONT END; SUPERSCALAR PROCESSORS;

PARALLEL PROCESSING SYSTEMS;

EID: 0037670374     PISSN: 08847495     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/859618.859645     Document Type: Conference Paper

References (22)

1. V. Bala, E. Duesterwald, and S. Banerjia. Transparent Dynamic Optimization. Technical Report HPL-1999-77, Hewlett Packard Labs, June 1999.
2. T. Ball and J. R. Larus. Branch Prediction For Free. In Proceedings of the ACM SIGPLAN '93 Conference on Programming Language Design and Implementation, pages 300-313, Albuquerque, New Mexico, June 23-25, 1993.
3. S. Breach. Design and Evaluation of a Multiscalar Processor. Ph.D. thesis, University of Wisconsin-Madison, 1998.
4. D. C. Burger and T. M. Austin. The SimpleScalar Tool Set, Version 2.0. Technical Report CS-TR-97-1342, University of Wisconsin-Madison, Jun. 1997.
5. B. Calder and D. Grunwald. Reducing Branch Costs via Branch Alignment. In Proceedings of the Sixth International Conference on Architectural Support for Programming Languages and Operating Systems, pages 242-251, San Jose, California, October 4-7, 1994.
6. C-Y. Cher and T. N. Vijaykumar. Skipper: A Microarchitecture For Exploiting Control-flow Independence. In Proceedings of the 34th Annual International Symposium on Microarchitecture, Austin, Texas, Dec. 2-5, 2001.
7. T. M. Conte, K. N. Menezes, P. M. Mills, and B. A. Patel. Optimization of Instruction Fetch Mechanisms for High Issue Rates. In Proceedings of the 22nd Annual International Symposium on Computer Architecture, pages 333-344, Santa Margherita Ligure, Italy, June 22-24, 1995.
8. J. Emer. EV8: The Post-Ultimate Alpha. Keynote Address, 10th International Conference on Parallel Architectures and Compilation Techniques, 2001.
9. M. Franklin and M. Smotherman. A Fill-Unit Approach to Multiple Instruction Issue. In Proceedings of the 27th Annual International Symposium on Microarchitecture, pages 162-171, November 30-December 2, 1994.
10. D. H. Friendly, J. J. Patel, and Y. N. Patt. Putting the Fill Unit to Work: Dynamic Optimizations for Trace Cache Microprocessors. In Proceedings of the 31st Annual International Symposium on Microarchitecture, pages 173-181, Dallas, Texas, November 30-December 2, 1998.
11. Q. Jacobson, E. Rotenberg, and J. E. Smith. Path-Based Next Trace Prediction. In Proceedings of the 30th Annual International Symposium on Microarchitecture, page 14-23, Dec. 1-3, 1997.
12. R. Muth, S. Debray, S. Watterson, and K. de Bosschere. ALTO: A Link-Time Optimizer for the DEC Alpha. Technical Report TR98-14, University of Arizona, September 1998.
13. P. S. Oberoi and G. S. Sohi. Out-of-Order Instruction Fetch using Multiple Sequencers. In Proceedings of the 2002 International Conference on Parallel Processing, pages 14-23, Vancouver, Canada, August 18-21, 2002.
14. S. J. Patel, D. H. Friendly, and Y. N. Patt. Critical Issues Regarding the Trace Cache Fetch Mechanism. Technical Report CSE-TR-335-97, Department of Electrical Engineering and Computer Science, University of Michigan, May 1997.
15. S. J. Patel, T. Tung, S. Bose, and M. M. Crum. Increasing the Size of Atomic Instruction Blocks Using Control Flow Assertions. In Proceedings of the 33rd Annual International Symposium on Microarchitecture, pages 303-313, Monterey, California, December 10-13, 2000.
16. A. Peleg and U. Weiser. Dynamic Flow Instruction Cache Memory Organized Around Trace Segments Independent of Virtual Address Line. US Patent 5,381,533, March 30, 1994.
17. M. Postiff, G. Tyson, and T. Mudge. Performance Limits of Trace Caches. Journal of Instruction-Level Parallelism, 1998. 1, August 1998.
18. A. Ramirez, J.-L. Larriba-Pey, C. Navarro, J. Torrellas, and M. Valero. Software Trace Cache. In Proceedings of the 1999 international conference on Supercomputing, pages 119-126, Rhodes, Greece, 1999.
19. A. Ramirez, O. J. Santana, J. L. Larriba-Pey, and M. Valero. Fetching Instruction Streams. In Proceedings of the 35rd Annual International Symposium on Microarchitecture, Istanbul, Turkey, November 18-22, 2002.
20. E. Rotenberg, S. Bennett, and J. E. Smith. Trace Cache: A Low Latency Approach to High Bandwidth Instruction Fetching. In Proceedings of the 29th Annual International Symposium on Microarchitecture, pages 24-34, Paris, France, Dec. 2-4, 1996.
21. G. S. Sohi, S. Breach, and T. N. Vijaykumar. Multiscalar Processors. In Proc. 22nd International Symposium on Computer Architecture, pages 414-425, Jun. 1995.
22. J. Stark, P. Racunas, and Y. N. Patt. Reducing the Performance Impact of Instruction Cache Misses by Writing Instructions into the Reservation Stations Out-of-Order. In Proceedings of the 30th Annual International Symposium on Microarchitecture, pages 34-43, Dec. 1-3, 1997.