Effective ahead pipelining of instruction block address generation

Conference Proceedings - Annual International Symposium on Computer Architecture, ISCA

Volumn , Issue , 2003, Pages 241-252

  Seznec, André ^a   Fraboulet, Antony ^a  

^a CAMPUS DE BEAULIEU   (France)

Author keywords

[No Author keywords available]

Indexed keywords

BLOCK CODES; DATA FLOW ANALYSIS; HIERARCHICAL SYSTEMS; LOGIC PROGRAMMING; REDUCED INSTRUCTION SET COMPUTING;

FRONT END INSTRUCTION FETCH; INSTRUCTION BLOCK ADDRESS GENERATION; INSTRUCTION FLOW;

PIPELINE PROCESSING SYSTEMS;

EID: 0038008182     PISSN: 08847495     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/859644.859646     Document Type: Conference Paper

References (16)

1. Vikas Agarwal, M. S. Hrishikesh, Stephen W. Keckler, and Doug Burger. Clock rate versus IPC: The end of the road for conventional microarchitectures. In Proceedings of the 27th Annual International Symposium on Computer Architecture, 2000.
2. Simonjit Dutta and Manoj Franklin. Control flow prediction with tree-like subgraphs for superscalar processors. In Proceedings of the 28th Annual International Symposium on Microarchitecture, Ann Arbor, Michigan, 1995.
3. J. Emer. Ev8, the postultimate alpha. In presentation at PACT' 2001, Barcelona, 2001.
4. Daniel Holmes Friendly, Sanjay Jeram Patel, and Yale N. Patt. Alternative fetch and issue policies for the trace cache fetch mechanism. In Proceedings of the 30th Annual International Symposium on Microarchitecture, pages 24-33, Research Triangle Park, North Carolina, December 1-3, 1997. IEEE Computer Society TC-MICRO and ACM SIGMICRO.
5. Linley Gwennap. Intel's P6 uses decoupled superscalar design. Microprocessors Report, 1995.
6. D. Jiménez. Reconsidering complex branch predictors. In Proceedings of the 9th International Symposium on High Performance Computer Architecture, 2003.
7. Richard E. Kessler. The Alpha 21264 microprocessor. IEEE Micro, 19(2):24-36, 1999.
8. Pierre Michaud, André Seznec, and Stéphan Jourdan. An exploration of instruction fetch requirement in out-of-order superscalar processors. International Journal of Parallel Programming, Feb 2001.
9. Alex Ramirez, Luiz André Barroso, Kourosh Charachorloo, Robert Cohn, Joseph Larriba-Pey, P. Geoffrey Lowney, and Mateo Valero. Code layout optimizations for transaction processing workloads. In Proceedings of the 28th Annual International Symposium on Computer Architecture, 2001.
10. G. Reinman, B. Calder, and T. Austin. A scalable front-end architecture for fast instruction delivery. In Proceedings of the 26th Annual International Symposium on Computer Architecture (ISCA '99), 1999.
11. E. Rotenberg, S. Bennet, and J.E. Smith. Trace cache: a low latency approach to high bandwidth instruction fetching. In Proceedings of the 29th International Symposium on Microarchitecture, 1996.
12. André Seznec, Stephen Felix, Venkata Krishnan, and Yanos Sazeidès. Design tradeoffs for the ev8 branch predictor. In Proceedings of the 29th Annual International Symposium on Computer Architecture, 2002.
13. André Seznec, Stéphan Jourdan, Pascual Sainrat, and Pierre Michaud. Multiple-block ahead branch predictors. In Proceedings of the 7th conference on Architectural Support for Programming Languages and Operating Systems, October 1996.
14. André Seznec and Pierre Michaud. De-aliased hybrid branch predictors. Technical Report RR-3618, Inria, Institut National de Recherche en Informatique et en Automatique, 1999.
15. Steven Wallace and Nader Bagherzadeh. Multiple branch and block prediction. In Proceedings of 3rd IEEE Symposium of High-Performance Computer Architecture (HPCA '97), 1997.
16. Tse-Yu Yeh, Deborah T. Marr, and Yale N. Patt. Increasing the instruction fetch rate via multiple branch prediction and a branch address cache. In Proc. of ACM 1993 Int. Conf on Supercomputing (7th ICS'93), 1993.