Power-aware branch logic: A hardware based technique for filtering access to branch logic

Lecture Notes in Computer Science

Volumn 3553, Issue , 2005, Pages 162-171

  Shim, Sunghoon ^a   Kwak, Jong Wook ^a   Kim, Cheol Hong ^a   Jhang, Sung Tae ^b   Jhon, Chu Shik ^a  

^a Seoul National University   (South Korea)

^b Suwon University   (South Korea)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER HARDWARE; DIGITAL FILTERS; EMBEDDED SYSTEMS; ENERGY UTILIZATION;

BTB; FILTERING ACCESS; HIGH PERFORMANCE EMBEDDED PROCESSORS; POWER-AWARE BRANCH LOGIC;

FORMAL LOGIC;

EID: 26444440380     PISSN: 03029743     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1007/11512622_18     Document Type: Conference Paper

References (11)

1. Perleberg, C.H., Smith, A.J.: Branch target buffer design and optimization. IEEE transactions on computers 42 (1993) 396-412
2. Parikh, D., Skadron, K., Zhang, Y., Barcella, M., Stan, M.R.: Power issues related to branch prediction. In: In proceedings of the 8th international symposium on High-Performance Computer Architecture. (2002) 233-246
3. Manne, S., Klauser, A., Grunwald, D.: Pipeline gating: speculation control for energy reduction. In: In Proceedings of the 25th Annual International Symposium on Computer Architecture. (1998) 132-141
4. Chaver, D., Pinuel, L., Prieto, M., Tirado, F., Huang, M.C.: Branch prediction on demand: an energy-efficient solution. In: In proceedings of the International Symposium on Low Power Electrinics and Design '03. (2003) 390-395
5. Monchiero, M., Palermo, G., Sami, M., Silvano, C., Zaccaria, V., Zafalon, R.: Power-aware branch prediction techniques: a compiler-hints based approach for vliw processors. In: ACM Great Lakes Symposium on VLSI 2004. (2004) 440-443
6. Petrov, P., Orailoglu, A.: Low-power branch target buffer for application-specific embedded processors. In: Proceedings of the Euromicro Symposium on Digital System Design. (2003) 158-165
7. Hennessy, J.L., Patterson, D.A.: Computer Architecture: A Quantitative Approach. 3 edn. Morgan Kaufmann (2003)
8. Brooks, D., Tiwari, V., Martonosi, M.: Wattch: A framework for architectural-level power analysis and optimizations. In: In Proceedings of the 27th Annual International Symposium on Computer Architecture. (2000) 83-94
9. Burger, D.C., Austin, T.M.: The simplescalar tool set,version 2.0. Computer Architecture News 25 (1997) 13-25
10. (2004) http://www.arm.com/miscPDFs/6871.pdf.
11. Standard Performance Evaluation Corporation: SPEC CPU2000 Benchmarks. (2000) http://www.specbench.org/osg/cpu2000.