Reducing the performance impact of instruction cache misses by writing instructions into the reservation stations out-of-order

Proceedings of the Annual International Symposium on Microarchitecture

Volumn , Issue , 1997, Pages 34-43

  Stark, Jared ^a   Racunas, Paul ^a   Patt, Yale N ^a  

^a UNIVERSITY OF MICHIGAN   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER ARCHITECTURE; DATA RECORDING; DECODING; PARALLEL PROCESSING SYSTEMS; PROGRAM PROCESSORS; RESPONSE TIME (COMPUTER SYSTEMS);

OUT OF ORDER ISSUE; RESERVATION STATIONS;

BUFFER STORAGE;

EID: 0031333687     PISSN: 10724451     EISSN: None     Source Type: None    
DOI: 10.1109/MICRO.1997.645795     Document Type: Conference Paper

References (22)

1. A. Agarwal S. D. Pudar A technique for reducing the miss rate of direct-mapped caches Proceedings of the 20th Annual International Symposium on Computer Architecture 179 190 Proceedings of the 20th Annual International Symposium on Computer Architecture 1993
2. T. M. Austin G. S. Sohi Dynamic dependency analysis of ordinary programs Proceedings of the 19th Annual International Symposium on Computer Architecture 342 351 Proceedings of the 19th Annual International Symposium on Computer Architecture 1992
3. M. Butler Y. Patt An area-efficient register alias table for implementing HPS Proceedings of the 1990 International Conference on Parallel Processing 611 612 Proceedings of the 1990 International Conference on Parallel Processing 1990
4. M. Butler T.-Y. Yeh Y. Patt M. Alsup H. Scales M. Shebanow Single instruction stream parallelism is greater than two Proceedings of the 18th Annual International Symposium on Computer Architecture 276 286 Proceedings of the 18th Annual International Symposium on Computer Architecture 1991
5. J. A. Fisher Trace scheduling: A technique for global microcode compaction IEEE Transactions on Computers C-30 7 478 490 July 1981
6. M. Franklin M. Smotherman A fill-unit approach to multiple instruction issue Proceedings of the 27th Annual ACM/IEEE International Symposium on Microarchitecture 162 171 Proceedings of the 27th Annual ACM/IEEE International Symposium on Microarchitecture 1994
7. M. Franklin G. S. Sohi The expandable split window paradigm for exploiting fine-grain parallelism Proceedings of the 19th Annual International Symposium on Computer Architecture 58 67 Proceedings of the 19th Annual International Symposium on Computer Architecture 1992
8. W. W. Hwu P. P. Chang Achieving high instruction cache performance with an optimizing compiler Proceedings of the 16th Annual International Symposium on Computer Architecture Proceedings of the 16th Annual International Symposium on Computer Architecture 1989
9. W. W. Hwu S. A. Mahlke W. Y. Chen P. P. Chang N. J. Warter R. A. Bringmann R. G. Ouellette R. E. Hank T. Kiyohara G. E. Haab J. G. Holm D. M. Lavery The superblock: An effective technique for VLIW and superscalar compilation Journal of Supercomputing 7 9-50 1993
10. N. P. Jouppi Improving direct-mapped cache performance by the addition of a small fully-associative cache and prefetch buffers Proceedings of the 17th Annual International Symposium on Computer Architecture 364 373 Proceedings of the 17th Annual International Symposium on Computer Architecture 1990
11. N. P. Jouppi D. W. Wall Available instruction-level parallelism for superscalar and superpipelined machines Proceedings of the 2th International Conference on Architectural Support for Programming Languages and Operating Systems 272 282 Proceedings of the 2th International Conference on Architectural Support for Programming Languages and Operating Systems 1989
12. T. Juan T. Lang J. J. Navarro The difference-bit cache Proceedings of the 23st Annual International Symposium on Computer Architecture 114 120 Proceedings of the 23st Annual International Symposium on Computer Architecture 1996
13. S. McFarling Program optimization for instruction caches Third International Conference on Architectural Support for Programming Languages and Operating Systems 183 191 Third International Conference on Architectural Support for Programming Languages and Operating Systems 1989
14. S. McFarling Combining branch predictors June 1993 TN-36 Digital Western Research Laboratory
15. S. Melvin Y. Patt Enhancing instruction scheduling with a block-structured ISA International Journal on Parallel Processing 1994
16. S. W. Melvin Y. N. Patt Performance benefits of large execution atomic units in dynamically scheduled machines Proceedings of Supercomputing '89 427 432 Proceedings of Supercomputing '89 1989
17. S.-M. Moon K. Ebcioglu An efficient resource-constrained global scheduling technique for superscalar and VLIW processors Proceedings of the 25th Annual ACM/IEEE International Symposium on Microarchitecture 55 71 Proceedings of the 25th Annual ACM/IEEE International Symposium on Microarchitecture 1992
18. E. Rotenberg S. Bennett J. E. Smith Trace cache: a low latency approach to high bandwidth instruction fetching Proceedings of the 29th Annual ACM/IEEE International Symposium on Microarchitecture Proceedings of the 29th Annual ACM/IEEE International Symposium on Microarchitecture 1996
19. A. J. Smith Cache memories ACM Computing Surveys 14 3 September 1982
20. K. So R. N. Rechtschaffen Cache operations by MRU change IEEE Transactions on Computers 37 6 700 709 June 1988
21. D. M. Tullsen S. J. Eggers J. S. Emer H. M. Levy Exploiting choice: Instruction fetch and issue on an implementable simultaneous multithreading processor Proceedings of the 23st Annual International Symposium on Computer Architecture 191 202 Proceedings of the 23st Annual International Symposium on Computer Architecture 1996
22. T.-Y. Yeh Y. N. Patt Alternative implementations of two-level adaptive branch prediction Proceedings of the 19th Annual International Symposium on Computer Architecture 124 134 Proceedings of the 19th Annual International Symposium on Computer Architecture 1992