Multiple-block ahead branch predictors

SIGPLAN Notices (ACM Special Interest Group on Programming Languages)

Volumn 31, Issue 9, 1996, Pages 116-127

  Seznec, André ^a   Jourdan, Stéphan ^b   Sainrat, Pascal ^b   Michaud, Pierre ^a  

^a CAMPUS DE BEAULIEU   (France)

^b IRIT   (France)

Author keywords

[No Author keywords available]

Indexed keywords

EID: 17044362307     PISSN: 03621340     EISSN: None     Source Type: Journal    
DOI: 10.1145/248209.237169     Document Type: Article

References (20)

1. M. Butler and Y. N. Patt, "An Investigation of the Performance of Various Dynamic Scheduling Techniques," Proceedings of the 25th Annual International Symposium on Microarchitecture, December 1992.
2. B. Calder and D. Grunwald, "Next Cache Line and Set Prediction," Proceedings of the 22nd International Symposium on Computer Architecture, June 1995.
3. T. M. Conte, K. N. Menezes, P. M. Mills, and B. A. Patel, "Optimization of Instruction Fetch Mechanisms for High Issue Rates," Proceedings of the 22nd Annual International Symposium on Computer Architecture, June 1995.
4. S. Dutta and M. Franklin, "Control Flow Prediction with Tree-Like Subgraphs for Superscalar Processors," Proceedings of the 28th Annual International Symposium on Microarchitecture, November 1995.
5. L. Gwennap, "Digital Leads the Pack with 21164," Microprocessor Report, September 1994.
6. L. Gwennap, "Comparing RISC Microprocessors," Proceedings of the Microprocessor Forum, October 1994.
7. L. Gwennap, "PA-8000 Combines Complexity and Speed," Microprocessor Report, November 1994.
8. L. Gwennap, "Intel's P6 Uses Decoupled Superscalar Design," Microprocessor Report, February 1995.
9. IBM and Motorola, "PowerPC 604 RISC Microprocessor User's Manual," MPR604UMU-01, 1994.
10. M. Johnson, Superscalar Microprocessor Design, Prentice-Hall, 1991.
11. S. Jourdan, P. Sainrat, and D. Litaize, "An Investigation of the Performance of Various Instruction-Issue Buffer Topologies" Proceedings of the 28th Annual International Symposium on Microarchitecture, November 1995.
12. S. McFarling, "Combining Branch Predictors," Technical Note TN-36, DEC-WRL, June 1993.
13. Mips Technologies Incorporated, "R10000 Microprocessor Product Overview," Technical Report, October 1994.
14. D. N. Pnevmatikatos, M. Franklin, and G. S. Sohi, "Control Flow Prediction for Dynamic ILP Processors," Proceedings of the 26th Annual International Symposium on Microarchitecture, December 1993.
15. A. Seznec, "Don't use the page number, but a pointer to it," Proceedings of the 23rd Annual International Symposium on Computer Architecture, May 1996.
16. M. D. Smith, "Tracing with Pixie," Technical report, Stanford University, April 1991.
17. SPEC 92, Technical report, December 1992.
18. S. Weiss and J. E. Smith, POWER and PowerPC: Principles; Architecture and Implementation, Morgan Kaufmann Publishers Inc., 1994.
19. T. Yeh, D. T. Marr, and Y. N. Patt, "Increasing the Instruction Fetch Rate via Multiple Branch Prediction and a Branch Address Cache," Proceedings of the 7th ACM International Conference on Supercomputing, July 1993.
20. T. Yeh, "Two-Level Adaptive Branch Prediction and Instruction Fetch Mechanisms for High Performance Superscalar Processors," PhD thesis, Department of Electrical Engineering and Computer Science, University of Michigan, 1993.