Improving instruction delivery with a block-aware ISA

Lecture Notes in Computer Science

Volumn 3648, Issue , 2005, Pages 530-539

  Zmily, Ahmad ^a   Killian, Earl ^a   Kozyrakis, Christos ^a  

^a STANFORD UNIVERSITY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

BANDWIDTH; BUFFER STORAGE; COMPUTER HARDWARE;

CACHE ACCESSES; CONTROL-FLOW OPERATIONS; INSTRUCTION DELIVERY; WIDE-ISSUE PROCESSORS;

PROGRAM PROCESSORS;

EID: 27144474555     PISSN: 03029743     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1007/11549468_60     Document Type: Conference Paper

References (21)

1. R. Ronen, A. Mendelson, et al. Coming Challenges in Microarchitecture and Architecture. Proceedings of the IEEE, 89(3), March 2001.
2. G. Reinman, B. Calder, and T. Austin. Fetch Directed Instruction Prefetching. In Intl. Symposium on Microarchitecture, Haifa, Israel, November 1999.
3. G. Reinman, C. Calder, and T. Austin. Optimizations Enabled by a Decoupled Front-End Architecture. IEEE TC, 50(40), April 2001.
4. A. Ramirez, J. Larriba-Pey, and M. Valero. Branch Prediction Using Profile Data. In EuroPar Conference, Manchester, UK, August 2001.
5. S. Melvin and Y. Patt. Enhancing Instruction Scheduling with a Block-structured ISA. Intl. Journal on Parallel Processing, 23(3), June 1995.
6. T. Chen and J.L. Baer. A Performance Study of Software and Hardware Data Prefetching Schemes. In Intl. Symposium on Computer Architecture, Chicago, IL, April 1994.
7. J. Henning. SPEC CPU2000: Measuring Performance in the New Millennium. IEEE Computer, 33(7), July 2000.
8. V. Bala, E. Duesterwald, and S. Banerjia. Dynamo: A Transparent Dynamic Optimization System. In the Proceedings of the Conference on Programming Language Design and Implementation, Vancouver, Canada, June 2000.
9. D. Burger and M. Austin. Simplescalar Tool Set, Version 2.0. Technical Report CS-TR-97-1342, University of Wisconsin, Madison, June 1997.
10. D. Brooks, V. Tiwari, and M. Martonosi. Wattch: A Framework for Architectural-Level Power Analysis and Optimizations. In Intl. Symposium on Computer Architecture, Vancouver, BC, Canada, June 2000.
11. R. Wedig and M. Rose. The Reduction of Branch Instruction Execution Overhead Using Structured Control Flow. In Intl. Symposium on Computer Architecture, Ann Arbor, MI, June 1984.
12. V. Kathail, M. Schlansker, and B. Rau. HPL PlayDoh Architecture Specification. Technical Report HPL-93-80, HP Labs, 1994.
13. N. Topham and K. McDougall. Performance of the Decoupled ACRI-1 Architecture: the Perfect Club. In Intl. Conference on High-Performance Computing and Networking, Milan, Italy, May 1995.
14. R. Manohar and M. Heinrich. The Branch Processor Architecture. Technical Report CSL-TR-1999-1000, Cornell Computer Systems Laboratory, November 1999.
15. T. Yeh and Y. Patt. A Comprehensive Instruction Fetch Mechanism for a Processor Supporting Speculative Execution. In Intl. Symposium on Microarchitecture, Portland, OR, December 1992.
16. B. Calder and D. Grunwald. Fast and Accurate Instruction Fetch and Branch Prediction. In Intl. Symposium on Computer Architecture, Chicago, IL, April 1994.
17. J. Stark, P. Racunas, and Y. Patt. Reducing the Performance Impact of Instruction Cache Misses by Writing Instructions into the Reservation Stations Out-of-Order. In Intl. Symposium on Microarchitecture, Research Triangle Park, NC, December 1997.
18. D. Friendly, S. Patel, and Y. Patt. Alternative Fetch and Issue Techniques from the Trace Cache Mechanism. In Intl. Symposium on Microarchitecture, Research Triangle Park, NC, December 1997.
19. Q. Jacobson, E. Rotenberg, and J. Smith. Path-based Next Trace Prediction. In Intl. Symposium on Microarchitecture, Research Triangle Park, NC, December 1997.
20. S. Patel, M. Evers, and Y. Patt. Improving Trace Cache Effectiveness with Branch Promotion and Trace Packing. In Intl. Symposium on Computer Architecture, Barcelona, Spain, June 1998.
21. S. Jourdan et al. Extended Block Cache. In Intl. Symposium on High-Performance Computer Architecture, Toulouse, France, January 2000.