A fine-grained reconfigurable logic array based on double gate transistors

Proceedings - 2002 IEEE International Conference on FieId-Programmable Technology, FPT 2002

Volumn , Issue , 2002, Pages 260-267

  Beckett, P ^a  

^a RMIT UNIVERSITY   (Australia)

Author keywords

[No Author keywords available]

Indexed keywords

CARBON NANOTUBES; COMPUTER CIRCUITS; FIELD PROGRAMMABLE GATE ARRAYS (FPGA); METAL INSULATOR BOUNDARIES; MOSFET DEVICES; NANOTUBES; RECONFIGURABLE ARCHITECTURES; RESONANT TUNNELING; TRANSISTORS; YARN;

CARBON NANOTUBE DEVICES; CARBON NANOTUBE TRANSISTORS; DOUBLE GATE TRANSISTOR; DOUBLE-GATE TECHNOLOGY; METAL INSULATOR METALS; RECONFIGURABLE LOGIC; RESONANT TUNNELING DEVICE; VERTICAL INTEGRATION;

RECONFIGURABLE HARDWARE;

EID: 84962860005     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/FPT.2002.1188690     Document Type: Conference Paper

References (55)

1. S. Hauck, "The Roles of FPGAs in Reprogrammable Systems," Proceedings of the IEEE, vol. 86, pp. 615-638, 1998.
2. V. Parihar, R. Singh, K. F. Poole, "Silicon Nanoelectronics: 100nm Barriers and Potential Solutions," presented at IEEE/SEMI Advanced Semiconductor Manufacturing Conference, 1998.
3. M. R. B. Forshaw, K. Nikolic, A. Sadek, "3rd Annual Report, Autonomous Nanoelectronic Systems With Extended Replication and Signalling, ANSWERS," University College London, Image Processing Group, London, U. K., Technical Report July 2000-July 2001, 2001.
4. I. Koren, Z. Koren, "Defect Tolerance in VLSI Circuits: Techniques and Yield Analysis," Proceedings of the IEEE, vol. 86, pp. 1819-1836, 1998.
5. V. Betz, Jonathan Rose, "How Much Logic Should Go in an FPGA Logic Block?," IEEE Design and Test of Computers, vol. 15, pp. 10-15, 1998.
6. A. Takahara, Miyazaki, T., Murooka, T., Katayama, M., Hayashi, K., Tsutsui, A., Ichimori, T., Fukami, K-n., "More Wires and Fewer LUTs: A Design Methodology for FPGAs," presented at ACM/SIGDA Sixth International Symposium on Field programmable Gate Arrays, 1998.
7. F. de Dinechin, "The Price of Routing in FPGAs", http://citeseer.nj.nec.com/dedinechin99price.html
8. R. Compano (ed.), "Technology Roadmap for Nanoelectronics," 2nd ed: European Commission IST Programme - Future and Emerging Technologies, 2000.
9. R. Ronen, A. Mendelson, K. Lai, Shih-Lien Lu, F. Pollack, J. P. Shen, "Coming Challenges in Microarchitecture and Architecture," Proceedings of the IEEE, vol. 98, pp. 325-340, 2001.
10. S. C. Goldstein, M. Budiu, "NanoFabrics: Spatial Computing Using Molecular Electronics," presented at 28th International Symposium on Computer Architecture, Goteborg, Sweden, 2001.
11. T. Rueckes, K. Kim, E. Joselevich, G. Y. Tseng, C-L. Cheung, C. M. Lieber, "Carbon Nanotube-Based Nonvolatile Random Access Memory for Molecular Computing," Science, vol. 289, pp. 94-97, 2000.
12. A. Bachtold, P. Hadley, T. Nakanishi, C. Dekker, "Logic Circuits with Carbon Nanotube Transistors," Science, vol. 294, pp. 1317-1320, 2001.
13. A. DeHon, "Array-Based Architecture for Molecular Electronics," presented at First Workshop on Non-Silicon Computation (NSC-1), Cambridge, Massachusetts, 2002.
14. C. S. Lent, Tougaw, P. D., Porod, W., Bernstein, G. H., "Quantum Cellular Automata," Nanotechnology, vol. 4, pp. 49-57, 1993.
15. M. T. Niemier, Arun F. Rodrigues, Peter M. Kogge, "A Potentially Implementable FPGA for Quantum Dot Cellular Automata," presented at First Workshop on Non-Silicon Computation (NSC-1), Cambridge, Massachusetts, 2002.
16. R. Richter, H. Boeve, L. Bär, J. Bangert, G. Rupp, G. Reiss, J. Wecker, "Field Programmable Spin-Logic Realized with Tunnelling-Magnetoresistance Devices," Solid-State Electronics, vol. 46, pp. 639-643, 2002.
17. J.-T. Park, J.-P. Colinge, C.H. Diaz, "Pi-Gate SOI MOSFET," IEEE Electron Device Letters, vol. 22, pp. 405-406, 2001.
18. V. V. Rakitin, E. I. Filippov, "Logical Elements Based on Dual MOS Transistors",
19. O. Agrawal, H. Chang, B. Sharpe-Geisler, N. Schmitz, B. Nguyen, J. Wong, G. Tran, F. Fontana, W. Harding, "An Innovative, Segmented High Performance FPGA Family with Variable-Grain-Architecture and Wide-Gating Functions," presented at ACM/SIGDA Seventh International Symposium on Field Programmable Gate Arrays, 1999.
20. A. DeHon, "Reconfigurable Architectures for General-Purpose Computing," MIT, Massachusetts, A.I. Technical Report 1586, October, 1996.
21. D. Sylvester, Keutzer, K., "Impact of Small Process Geometries on Microarchitectures in Systems on a Chip," Proceedings of the IEEE, vol. 89, pp. 467-489, 2001.
22. A. Singh, A. Mukherjee, M. Marek-Sadowska, "Interconnect Pipelining in a Throughput-Intensive FPGA Architecture," presented at Ninth International Symposium on Field programmable Gate Arrays, Monterey, CA, 2001.
23. P. D. Singh, Stephen D. Brown, "The Case for Registered Routing Switches in Field Programmable Gate Arrays," presented at Ninth International Symposium on Field Programmable Gate Arrays, Monterey, CA, 2001.
24. S. Borkar, "Design Challenges of Technology Scaling," IEEE Micro, vol. 19, pp. 23-29, 1999.
25. R. Ho, K.W. Mai, M.A. Horowitz, "The Future of Wires," Proceedings of the IEEE, vol. 89, pp. 490-504, 2001.
26. D. Sylvester, Keutzer, K., "Rethinking Deep-Submicron Circuit Design," Computer, vol. 32, pp. 25-33, 1999.
27. S. Singh, J. Rose, P. Chow, D. Lewis, "The Effect of Logic Block Architecture on FPGA Performance," IEEE Journal of Solid-State Circuits, vol. 27, pp. 281-287, 1992.
28. E. Ahmed, J. Rose, "The Effect of LUT and Cluster Size on Deep-Submicron FPGA Performance and Density," presented at FPGA 2000, Monterey, CA, USA, 2000.
29. R. Hartenstein, "The Microprocessor is No Longer General Purpose: Why Future Reconfigurable Platforms Will Win," presented at Second Annual IEEE International Conference on Innovative Systems in Silicon, IEEE, 1996.
30. W. Salefski, L. Caglar, "Re-configurable Computing in Wireless," presented at Proceedings of the 38th Conference on Design Automation Conference, Las Vegas, NV, 2001.
31. A. DeHon, "Entropy, Counting, and Programmable Interconnect," presented at ACM/SIGDA International Symposium on Field Programmable Gate Arrays (FPGA'96), 1996.
32. A. R. Brown, J. R. Watling, A. Asenov, "A 3-D Atomistic Study of Archetypal Double Gate MOSFET Structures," Journal of Computational Electronics, vol. (in press), 2002.
33. K. W. Guarini, Solomon, P.M., Zhang, Y., Chan, K.K., Jones, E.C., Cohen, G.M., Krasnoperova, A., Ronay, M., Dokumaci, O., Bucchignano, J.J., Cabral, C., Jr., Lavoie, C., Ku, V., Boyd, D.C., Petrarca, K.S., Babich, I.V., Treichler, J., Kozlowski, P.M., "Triple-Self-Aligned, Planar Double-Gate MOSFETs: Devices and Circuits," presented at International New Electron Devices Meeting, Washington, DC, 2001.
34. nanoHub, "The Nanotechnology Simulation Hub", http://nanohub.purdue.edu/
35. Z. Ren, R. Venugopal, S. Datta, M. Lundstrom, D. Jovanovic, J. Fossum, "Idealized SOI-Si Double Gate NMOSFET Device, Rev. 12-8-00", falcon.ecn.purdue.edu:8080/mosfet/10nmstructure.pdf
36. M. Ieong, Jones, E.C., Kanarsky, T., Ren, Z., Dokumaci, O., Roy, R.A., Shi, L., Furukawa, T., Taur, Y., Miller, R.J., Wong, H.-S.P., "Experimental Evaluation of Carrier Transport and Device Design for Planar Symmetric/Asymmetric Double-Gate/Ground-Plane CMOSFETs," presented at Electron Devices Meeting, 2001. IEDM Technical Digest. International, Washington, DC, 2001.
37. L. Chang, Tang, S., Tsu-Jae King, Bokor, J., Chenming Hu, "Gate Length Scaling and Threshold Voltage Control of Double-Gate MOSFETs," presented at International Electron Devices Meeting, San Francisco, CA, USA, 2000.
38. N. J. Collier, Cleaver, J. R. A., "Novel Dual-Gate HEMT Utilising Multiple Split Gates," Microelectronic Engineering, vol. 41-42, pp. 457-460, 1998.
39. H. Suehiro, Miyata, T., Hara, N., Kuroda, S., "A 48.1 ps HEMT DCFL NAND Circuit with a Dual Gate Structure," Solid-State Electronics, vol. 38, pp. 1717-1721, 1995.
40. T. Schulz, W. Rösner, E. Landgraf, L. Risch, U. Langmann, "Planar and Vertical Double Gate Concepts," Solid-State Electronics, vol. 46, pp. 985-989, 2002.
41. F. Allibert, A. Zaslavsky, J. Pretet, S. Cristoloveanu, "Double-Gate MOSFETs: Is Gate Alignment Mandatory?," presented at European Solid-State Device Research Conference, Nuremberg, Germany, 2001.
42. K. Fujimaru, Hideki Matsumura, "Theoretical Consideration of a New Nanometer Transistor Using Metal/Insulator Tunnel-Junction," Japanese Journal of Applied Physics, vol. 35, Part 1, pp. 1781-1786, 1996.
43. V. Derycke, Martel, R., Appenzeller, J., Avouris, Ph., "Carbon Nanotube Inter- and Intramolecular Logic Gates," Nano Letters, vol. 1, pp. 453-456, 2001.
44. S. J. Wind, Appenzeller, J., Martel, R., Derycke, V., Avouris, Ph., "Vertical Scaling of Carbon Nanotube Field-Effect Transistors using Top Gate Electrodes," Applied Physics Letters, vol. 80, pp. 3817-3819, 2002.
45. S.-J. Wei, Lin, H.C., "Multivalued SRAM Cell Using Resonant Tunneling Diodes," IEEE Journal of Solid-State Circuits, vol. 27, pp. 212-216, 1992.
46. J. P. A. van der Wagt, "Tunnelling-Based SRAM," Nanotechnology, vol. 10, pp. 174-186, 1999.
47. R. H. Mathews, Sage, J.P., Sollner, T.C.L.G., Calawa, S.D., Chang-Lee Chen, Mahoney, L.J., Maki, P.A., Molvar, K.M., "A New RTD-FET Logic Family," Proceedings of the IEEE, vol. 87, pp. 596-605, 1999.
48. A. C. Seabaugh, Y.-C. Kao, H.-T. Yuan, "Nine-state Resonant Tunneling Diode Memory," IEEE Electron Device Letters, vol. 13, pp. 479-481, 1992.
49. K. D. Hobart, P. E. Thompson, S. L. Rommel, T. E. Dillon, P. R. Berger, D. S. Simons, P. H. Chi, ""P-on-N" Si Interband Tunnel Diode Grown by Molecular Beam Epitaxy," Journal of Vacuum Science and Technology B, vol. 19, pp. 290-293, 2001.
50. N. Jin, Paul R. Berger, Sean L. Rommel, Phillip E. Thompson, Karl D. Hobart, "A PNP Si Resonant Interband Tunnel Diode with Symmetrical NDR," Electronics Letters, vol. 37, pp. 1412-1414, 2001.
51. R. Amerson, R. Carter, W. Culbertson, P. Kuekes, G. Snider, L. Albertson, "Plasma: an FPGA for Million Gate Systems," presented at ACM Fourth International Symposium on Field-Programmable Gate Arrays, Monterey, CA USA, 1996.
52. C. Compton, "Programming Architectures for Run-Time Reconfigurable Systems," Master's Thesis, Department of ECE, Northwestern University, Evanston, IL, USA, 2000.
53. P. D. Fisher, R. Nesbitt, "Clock-cycle Estimation and Test Challenges for Future Microprocessors," IEEE Circuits and Devices, pp. 37, 1998.
54. R. Liu, C-S. Pai, "Interconnect Technology for Giga-Scale Integration," presented at 5th International Conference on Solid-State and Integrated Circuit Technology, Beijing, China, 1998.
55. T. Ohba, K. Natori, "Capacitance of Nanostructures," Japanese Journal of Applied Physics, vol. 35 Part 1, pp. 1366-1369, 1996.