Impact of small process geometries on microarchitectures in systems on a chip

Proceedings of the IEEE

Volumn 89, Issue 4, 2001, Pages 467-488

  Sylvester, Dennis ^a,b   Keutzer, Kurt ^a,b  

^a UNIVERSITY OF MICHIGAN   (United States)

^b UNIVERSITY OF CALIFORNIA   (United States)

Author keywords

Integrated circuit interconnections; Integrated circuit modeling; Routing; Ultralarge scale integration

Indexed keywords

EID: 33646924323     PISSN: 00189219     EISSN: None     Source Type: Journal    
DOI: 10.1109/5.920579     Document Type: Article

References (51)

1. International Technology Roadmap for Semiconductors: Semiconductor Industry Association, 1999.
2. D. Malzke, "Will physical scalability sabotage performance gains?," IEEE Computer, pp. 37-39, Sept. 1997.
3. M. Bohr, "Interconnect scaling-The real limiter to high performance ULSI" in Proc. IEDM, 1995, pp. 241-244.
4. H. B. Bakoglu, Circuits, Interconnections, and Packaging for VLSI. Reading, MA: Addison-Wesley, 1990.
5. G. A. Sai-Halasz, "Performance trends in high-performance processors," Proc. IEEE, pp. 20-36, Jan. 1995.
6. A. E. Caldwell et al., "GTX: The MARCO GSRC technology extrapolation system," in Proc. DAC, to be published.
7. S. Devadas, A. Ghosh, and K. Keulzer, Logic Synthesis. New York: McGraw-HilL 1994.
8. N. Sherwani, Algorithms for VLSI Physical Design Automation. Boston, MA: Kluwer, 1995.
9. C. Hu, "Device and technology impact on low power electronics," in Low Power Design Methodologies, J. Rabaey, Ed. Boston, MA: Kluwer, 1996, pp. 21-35.
10. D. Edelstein et al., "Full copper wiring in a sub-0.25 μm CMOS ULSI technology," in Proc. IEDM, 1997, pp. 773-776.
11. S. Venkalesan et al, "A high-performance 1.8V, 0.2-μm CMOS technology with copper metallization," in Proc. IEDM, 1997, pp. 769-772.
12. L. Su el al., "A high-performance 0.08 μn CMOS," in Proc. VLSI Symp. Technology, 1996, pp. 12-13.
13. Semiconductor Industry Association, National Technology Roadmap for Semiconductors, 1997.
14. M. Miyamoto, T. Takeda, and T. Furusawa, "High-speed and low-power interconnect technology for sub-quarter-micron ASIC's," IEEE Trans. Electron Devices, pp. 250-256, Feb. 1997.
15. E. M. Zielinski et al., "Damascene integration of copper and ultra-low-k xcrogcl for high performance interconnects.'' in Proc. IEDM, 1997, pp. 936-938.
16. D. Sylvester, C. Hu, O. S. Nakagawa, and S.-Y. Oh, "Interconnect scaling: Signal integrity and performance in future high-speed CMOS designs," in Proc. VLSI Symp. Technology, 1998, pp. 42-43.
17. F. Dartu and L. Pileggi, "Calculating worst-case gate delays due to dominant capacitance coupling," in Proc. DAC, 1997, pp. 46-51.
18. G. Yee, R. Chandra, V. Ganesan, and C. Sechen, "Wire delay in the presence of crosstalk," in Proc. TAU, 1997, pp. 170-175.
19. C. Hu, "Gate oxide scaling limits and projection," in Proc. IEDM, 1996, pp. 319-322.
20. eff CMOS technology with copper interconnects," in Proc. ISSCC, 1998, pp. 240-241.
21. J. Montanaro et al "A 160-MHz, 32-b, 0.5-W CMOS RISC microprocessor," IEEE J. Solid-Stale Circuits, pp. 1703-1714, Nov. 1996.
22. User's Manual: BSIM3 version 3.1, UC-Berkeley, 1997.
23. R. Payne, "Metal pitch effects in deep submicron IC design," Electron. Eng., pp. 45-47, July 1996.
24. T. R. Bednar, R. A. Piro, D.W. Stout, L. Wissel, and P. S. Zuchowski. "Technology-migratable ASIC library design," IBM J. Res. Develop., pp. 377-385, July 1996.
25. S.-P. Jeng et al. "Implementation of low- dielectric constant materials for ULS circuit performance improvement." in Proc. Symp. VLSI Technology, Systems, and Applications, 1995, pp. 164-168.
26. A. Deutsch et al., "Modeling and characterization of long on-chip interconnections for high-performance microprocessors," IBM J. Res. Develop., pp. 547-567, Sept. 1995.
27. P. Fisher and R. Nesbitt, "The test of time: Clock cycle estimation and test challenges for future microprocessors," IEEE Circuits Devices Mug., pp. 37-44, Mar. 1998.
28. P. Zarkesh-Ha and J. D. Meindl, "Stochastic net length distributions for global interconnects in a heterogeneous system-on-a-chip," in Proc. VLSI Symp. Technology, 1998, pp. 44-45.
29. D. A. Carison, R. W. Castelino, and R. O. Mueller, "Multimedia extensions for a 550-MHz RISC microprocessor," IEEE J. Solid-State Circuits, op. 1618-1624, Nov. 1997.
30. O. S. Nakagawa, D. Sylvester, J. G. McBride, and S.-Y. Oh, "Closed-form modeling of on-chip crosstalk noise in deep-submicron ULSI interconnect," Hewlett-Packard J., pp. 39-45, Aug. 1998.
31. R. Otten, "Global wires: Harmful?," in Proc. ISPD, 1998, pp. 104-109.
32. A. P. Chandrakasan, S. Sheng, and R. W. Broderson, "Low-power CMOS digital design," Proc. IEEE, pp. 473-484, Apr. 1992.
33. D. Liu and C. Svensson, "Power consumption estimation in CMOS VLSI chips," IEEE J. Solid-Stale Circuits, pp. 663-670, June 1994.
34. H. J. M. Veendrick, "Short-circuit dissipation of static CMOS circuitry and its impact on the design of buffer circuits," IEEE J. SolidState Circuits, pp. 468-473, Aug. 1984.
35. [Online]. Available; http://www.mentor.com/inventra
36. M. Bohr et al., "A high performance 0.25 μm logic technology optimized for 1.8V operation," in Proc. IEDM, 1996, pp. 847-850.
37. T. Sakurai, "Closed-form expressions for interconnection delay, coupling, and crosstalk in VLSI's," IEEE Trans. Electron Devices, vol. 40, pp. 118-124, Jan. 1993.
38. N. Vasseghi, K. Yeager, E. Sarto, and M. Seddighnezhad, "200-MHz superscalar RISC microprocessor." IEKE J. Solid-State Circuits, vol. 31, pp. 1675-1685, Nov. 1996.
39. [Online]. Available: http://www-device.eecs.berkeley.edu/ dennis/BACPAC
40. D. Sylvester and K. Keutzer, "A global wiring paradigm for deep submicron design," IEEE Trans. Computer-Aided Design, vol. 19, pp. 242-252, Feb. 2000.
41. A. B. Kahng, S. Mantik, and D. Stroobandt, "Requirements for models of achievable routing," in Proc. ISPD, 2000, pp. 4-11.
42. W. E. Donath, "Placement and average interconnection lengths of computer logic,'" IEEE Trans. Circuits Syst., vol. 26, pp. 272-277, Apr. 1979.
43. S.-Y. Kim, N. Gopal, and L. Pillegi, "Time-domain macromodels for VLSI interconnect analysis," IEEE Trans. Computer-Aided Design, vol. 13, pp. 1257-1270, Oct. 1994.
44. Y. 1. Ismail, E. G. Friedrnan, and J. L. Neves, "Figures of merit to characterize the importance of on-chip inductance," in Proc. DAC, 1998, pp. 560-565.
45. Y. Massoud. S. Majors, T. Bustami, and J. While, "Layout techniques for minimizing on-chip interconnect self-inductance," in Proc. DAC, 1998, pp. 566-571.
46. D. W. Bailey and B. J. Benschneider, "Clocking design and analysis for a 600-MHz Alpha microprocessor," IEEE J. Solid-State Circuits, vol. 33, pp. 1627-1633, Nov. 1998.
47. Q. Zhu and S. Tarn, "Package clock distribution design optimization for high-speed and low-power VLSI's," IEEE Trans. Comp., Packag., Munufact. Technol., vol. 20, pp. 56-63, Feb. 1997.
48. R. R. Tummala and E. Rymaszewski, Microelectronics Packaging Handbook. New York: Van Nostrand Reinhold, 1989.
49. W. S. Song and L. A. Classer, "Power distribution techniques for VLSI circuits," IEEE J. Salid-State Circuits, vol. 21, pp. 150-156, Feb. 1986.
50. Y. Massoud, J. Kawa, D. MacMillen, and J. White, "Differential signaling in crosstalk avoidance strategies for physical synthesis," in In:. Workshop Timing Issues, to be published.
51. S. P. Khatri, A. Mehrotra, R. K. Braytor., A. Sangiovanni-Vincentelli, and R. H. J. M. Oiten, "A novel VLSI layout fabric for deep submicron applications," in Proc. DAC, 1999, pp. 491-496.