Switched-capacitor realization of presynaptic short-term-plasticity and stop-learning synapses in 28 nm CMOS

Frontiers in Neuroscience

Volumn 9, Issue FEB, 2015, Pages

  Noack, Marko ^a   Partzsch, Johannes ^a   Mayr, Christian G ^b   Hänzsche, Stefan ^a   Scholze, Stefan ^a   Höppner, Sebastian ^a   Ellguth, Georg ^a   Schüffny, Rene ^a  

^a DRESDEN UNIVERSITY OF TECHNOLOGY   (Germany)

^b UNIVERSITY OF ZURICH   (Switzerland)

Author keywords

Deep submicron neuromorphic; Dynamic synapse; Low leakage switched capacitor circuits; Stop learning synapse; Switched capacitor neuromorphic

Indexed keywords

ARTICLE; COMPENSATION; FEEDBACK SYSTEM; MEMBRANE CURRENT; MOLECULAR ELECTRONICS; NERVE CELL MEMBRANE; NERVE CELL PLASTICITY; POSTSYNAPTIC MEMBRANE; STOP LEARNING SYNAPSE; SWITCH CAPACITOR; SYNAPSE;

EID: 84949116358     PISSN: 16624548     EISSN: 1662453X     Source Type: Journal    
DOI: 10.3389/fnins.2015.00010     Document Type: Article

References (55)

1. Alibart, F., Pleutin, S., Bichler, O., Gamrat, C., Serrano-Gotarredona, T., Linares-Barranco, B., et al. (2012). A Memristive nanoparticle/organic hybrid synapstor for neuroinspired computing. Adva. Funct. Mater. 22, 609-616. doi: 10.1002/adfm.201101935
2. Bartolozzi, C., and Indiveri, G. (2007). Synaptic dynamics in analog VLSI. Neural Comput. 19, 2581-2603. doi: 10.1162/neco.2007.19.10.2581
3. Brader, J., Senn, W., and Fusi, S. (2007). Learning real-world stimuli in a neural network with spike-driven synaptic dynamics. Neural Comput. 19, 2881-2912. doi: 10.1162/neco.2007.19.11.2881
4. Cassidy, A., Andreou, A. G., and Georgiou, J. (2011). "A combinational digital logic approach to STDP," in Circuits and Systems (ISCAS), 2011 IEEE International Symposium on (Rio de Janeiro: IEEE), 673-676.
5. Corradi, F., Eliasmith, C., and Indiveri, G. (2014). "Mapping arbitrary mathematical functions and dynamical systems to neuromorphic VLSI circuits for spike-based neural computation," in IEEE International Symposium on Circuits and Systems (ISCAS) (Melbourne), 269-272.
6. Dessouky, M., and Kaiser, A. (2000). "Very low-voltage fully differential amplifier for switched-capacitor applications," in Circuits and Systems, 2000. Proceedings ISCAS 2000 Geneva. The 2000 IEEE International Symposium on, Vol. 5 (Geneva), 441-444.
7. Eisenreich, H., Mayr, C., Henker, S., Wickert, M., and Schüffny, R. (2009). A novel ADPLL design using successive approximation frequency control. Elsevier Microelectr. J. 40, 1613-1622. doi: 10.1016/j.mejo.2008.12.005
8. Eliasmith, C., and Anderson, C. C. H. (2004). Neural Engineering: Computation, Representation, and Dynamics in Neurobiological Systems. Cambridge, MA: MIT Press.
9. Ellguth, G., Mayr, C., Henker, S., Schüffny, R., and Ramacher, U. (2006). "Design techniques for deep submicron CMOS/case study delta-sigma-modulator," in Dresdner Arbeitstagung Schaltungs-und Systementwurf, Vol. 1 (Dresden), 35-40.
10. Enz, C., and Temes, G. (1996). Circuit techniques for reducing the effects of op-amp imperfections: autozeroing, correlated double sampling, and chopper stabilization. Proc. IEEE 84, 1584-1614. doi: 10.1109/5.542410
11. Folowosele, F., Etienne-Cummings, R., and Hamilton, T. (2009). "A CMOS switched capacitor implementation of the Mihalas-Niebur neuron," in BioCAS (Beijing), 105-108.
12. Fusi, S., Annunziato, M., Badoni, D., Salamon, A., and Amit, D. (2000). Spike-driven synaptic plasticity: theory, simulation, VLSI implementation. Neural Comput. 12, 2227-2258. doi: 10.1162/089976600300014917
13. Galluppi, F., Davies, S., Rast, A., Sharp, T., Plana, L. A., and Furber, S. (2012). "A hierachical configuration system for a massively parallel neural hardware platform," in Proceedings of the 9th Conference on Computing Frontiers (ACM) (Cagliari), 183-192.
14. Grande, L., and Spain, W. (2005). Synaptic depression as a timing device. Physiology 20, 201-210. doi: 10.1152/physiol.00006.2005
15. Hartmann, S., Schiefer, S., Scholze, S., Partzsch, J., Mayr, C., Henker, S., et al. (2010). "Highly integrated packet-based AER communication infrastructure with 3Gevent/s throughput," in Proceedings of IEEE International Conference on Electronics, Circuits, and Systems ICECS10 (Athens), 952-955.
16. Henker, S., Mayr, C., Schlüssler, J.-U., Schüffny, R., Ramacher, U., and Heittmann, A. (2007). "Active pixel sensor arrays in 90/65nm CMOS-technologies with vertically stacked photodiodes," in Proceedings IEEE International Image Sensor Workshop IIS07 (Ogunquit, ME), 16-19.
17. Hong, Z., and Melchior, H. (1984). Four-quadrant CMOS analogue multiplier. Electron. Lett. 20, 1015-1016. doi: 10.1049/el:19840691
18. Höppner, S., Haenzsche, S., Ellguth, G., Walter, D., Eisenreich, H., and Schüffny, R. (2013). A fast-locking ADPLL with instantaneous restart capability in 28-nm CMOS technology. Circ. Syst. II Exp. Briefs IEEE Trans. 60, 741-745. doi: 10.1109/TCSII.2013.2278123
19. Indiveri, G., Chicca, E., and Douglas, R. (2006). A VLSI array of low-power spiking neurons and bistable synapses with spike-timing dependent plasticity. IEEE Trans. Neural Netw. 17, 211-221. doi: 10.1109/TNN.2005.860850
20. Indiveri, G., Stefanini, F., and Chicca, E. (2010). "Spike-based learning with a generalized integrate and fire silicon neuron," in Circuits and Systems (ISCAS), Proceedings of 2010 IEEE International Symposium on (IEEE), 1951-1954.
21. Ishida, K., Kanda, K., Tamtrakarn, A., Kawaguchi, H., and Sakurai, T. (2006). Managing subthreshold leakage in charge-based analog circuits with low-VTH transistors by analog T- switch (AT-switch) and super cut-off CMOS (SCCMOS). Solid State Circ. IEEE J. 41, 859-867. doi: 10.1109/JSSC.2006.870761
22. Khachab, N., and Ismail, M. (1991). A nonlinear CMOS analog cell for VLSI signal and information processing. Solid State Circ. IEEE J. 26, 1689-1699. doi: 10.1109/4.98991
23. Kinget, P. R. (2005). Device mismatch and tradeoffs in the design of analog circuits. Solid State Circ. IEEE J. 40, 1212-1224. doi: 10.1109/JSSC.2005.848021
24. Koickal, T., Hamilton, A., Tan, S., Covington, J., Gardner, J., and Pearce, T. (2007). Analog VLSI circuit implementation of an adaptive neuromorphic olfaction chip. IEEE Trans. Circ. Syst. I Regular Pap. 54, 60-73. doi: 10.1109/TCSI.2006.888677
25. König, A., Mayr, C., Bormann, T., and Klug, C. (2002). "Dedicated implementation of embedded vision systems employing low-power massively parallel feature computation," in Proceedings of the 3rd VIVA-Workshop on Low-Power Information Processing (Chemnitz), 1-8.
26. Markram, H., Wang, Y., and Tsodyks, M. (1998). Differential signaling via the same axon of neocortical pyramidal neurons. Proc. Natl. Acad. Sci. U.S.A. 95, 5323-5328. doi: 10.1073/pnas.95.9.5323
27. Masquelier, T., and Deco, G. (2013). Network bursting dynamics in excitatory cortical neuron cultures results from the combination of different adaptive mechanism. PloS ONE 8:e75824. doi: 10.1371/journal.pone.0075824
28. Mayr, C., Ehrlich, M., Henker, S., Wendt, K., and Schüffny, R. (2007). Mapping complex, large-scale spiking networks on neural VLSI. Int. J. Appl. Sci. Eng. Technol. 4, 37-42.
29. Mayr, C., Noack, M., Partzsch, J., and Schüffny, R. (2010). "Replicating experimental spike and rate based neural learning in CMOS," in IEEE International Symposium on Circuits and Systems ISCAS 2010 (Paris), 105-108.
30. Mayr, C., and Partzsch, J. (2010). Rate and pulse based plasticity governed by local synaptic state variables. Front. Synaptic Neurosci. 2:33. doi: 10.3389/fnsyn.2010.00033
31. Mayr, C., Partzsch, J., Noack, M., Hänzsche, S., Scholze, S., Höppner, S., et al. (in press). A biological real time neuromorphic system in 28 nm CMOS using low leakage switched capacitor circuits. IEEE Trans. Biomed. Circ. Syst.
32. Mayr, C., Partzsch, J., Noack, M., and Schüffny, R. (2014). Configurable analog-digital conversion using the neural engineering framework. Front. Neurosci. 8:201. doi: 10.3389/fnins.2014.00201
33. Mayr, C., Partzsch, J., and Schüffny, R. (2009). Transient responses of activity-dependent synapses to modulated pulse trains. Elsevier Neurocomput. 73, 99-105. doi: 10.1016/j.neucom.2009.02.019
34. Mayr, C., Stärke, P., Partzsch, J., Cederstroem, L., Schüffny, R., Shuai, Y., et al. (2012). "Waveform driven plasticity in BiFeO3 memristive devices: model and implementation," in Advances in Neural Information Processing Systems 25 (Nevada), 1700-1708.
35. Mejias, J., and Torres, J. (2009). Maximum memory capacity on neural networks with short-term synaptic depression and facilitation. Neural Comput. 21, 851-871. doi: 10.1162/neco.2008.02-08-719
36. Merolla, P., Arthur, J., Akopyan, F., Imam, N., Manohar, R., and Modh, D. S. (2011). "A digital neurosynaptic core using embedded crossbar memory with 45pJ per spike in 45nm," in Proceedings IEEE CICC (San Jose, CA), 1-4.
37. Mitra, S., Fusi, S., and Indiveri, G. (2006). "A VLSI spike-driven dynamic synapse which learns only when necessary," in Circuits and Systems, 2006. ISCAS 2006. Proceedings 2006 IEEE International Symposium on (Kos: IEEE), 4.
38. Moradi, S., and Indiveri, G. (2013). An event-based neural network architecture with an asynchronous programmable synaptic memory. TBioCAS 8, 1-10. doi: 10.1109/TBCAS.2013.2255873
39. Noack, M., Mayr, C., Partzsch, J., and Schüffny, R. (2011). "Synapse dynamics in CMOS derived from a model of neurotransmitter release," in 20th European Conference on Circuit Theory and Design ECCTD2011 (Linkoping), 198-201.
40. Noack, M., Mayr, C., Partzsch, J., Schultz, M., and Schüffny, R. (2012). "A Switched-capacitor implementation of short-term synaptic dynamics," in Proceedings MIXDES (Warsaw), 214-218.
41. Noack, M., Partzsch, J., Mayr, C., and Schüffny, R. (2010). "Biology-derived synaptic dynamics and optimized system architecture for neuromorphic hardware," in 17th International Conference on Mixed Design of Integrated Circuits and Systems MIXDES 2010 (Warsaw), 219-224.
42. Park, J., Ha, S., Yu, T., Neftci, E., and Cauwenberghs, G. (2014). "A 65k-neuron 73-Mevents/s 22-pJ/event asynchronous micro-pipelined integrate-and-fire array transceiver," in IEEE Biomedical Circuits and Systems Conference (BioCAS 2014) (Lausanne), 675-678.
43. Rolls, E., and Deco, G. (2010). The Noisy Brain: Stochastic Dynamics as a Principle of Brain Function. Oxford, UK: Oxford University Press.
44. Rolls, E. T., Dempere-Marco, L., and Deco, G. (2013). Holding multiple items in short term memory: a neural mechanism. PloS ONE 8:e61078. doi: 10.1371/journal.pone.0061078
45. Rovere, G., Ning, Q., Bartolozzi, C., and Indiveri, G. (2014). "Ultra low leakage synaptic scaling circuits for implementing homeostatic plasticity in neuromorphic architectures," in Circuits and Systems (ISCAS), 2014 IEEE International Symposium on (Melbourne), 2073-2076.
46. Roy, K., Mukhopadhyay, S., and Mahmoodi-Meimand, H. (2003). Leakage current mechanisms and leakage reduction techniques in deep-submicrometer CMOS circuits. Proc. IEEE 91, 305-327. doi: 10.1109/JPROC.2002.808156
47. Rubinov, M., Sporns, O., Thivierge, J.-P., and Breakspear, M. (2011). Neurobiologically realistic determinants of self-organized criticality in networks of spiking neurons. PLoS Comput. Biol. 7:e1002038. doi: 10.1371/journal.pcbi.1002038
48. Schemmel, J., Bruderle, D., Grubl, A., Hock, M., Meier, K., and Millner, S. (2010). "A wafer-scale neuromorphic hardware system for large-scale neural modeling," in Circuits and Systems (ISCAS), Proceedings of 2010 IEEE International Symposium on (Paris: IEEE), 1947-1950.
49. Scholze, S., Eisenreich, H., Höppner, S., Ellguth, G., Henker, S., Ander, M., et al. (2011). A 32 GBit/s communication SoC for a waferscale neuromorphic system. Integr. VLSI J. 45, 61-75. doi: 10.1016/j.vlsi.2011.05.003
50. Seo, J-S., Brezzo, B., Liu, Y., Parker, B. D., Esser, S. K., Montoye, R. K., et al. (2011). "A 45nm CMOS neuromorphic chip with a scalable architecture for learning in networks of spiking neurons," in Proceedings IEEE CICC (San Jose, CA), 1-4.
51. Serrano-Gotarredona, R., Oster, M., Lichtsteiner, P., Linares-Barranco, A., Paz-Vicente, R., Gómez-Rodríguez, F. et al. (2009). CAVIAR: a 45k neuron, 5M synapse, 12G connects/s AER hardware sensory-processing-learning-actuating system for high-speed visual object recognition and tracking. Neural Netw. IEEE Trans. 20, 1417-1438. doi: 10.1109/TNN.2009.2023653
52. Shuai, Y., Ou, X., Luo, W., Du, N., Wu, C., Zhang, W., et al. (2013). Nonvolatile multilevel resistive switching in Ar+ irradiated BiFeO3 thin films. IEEE Electron Device Lett. 34, 54-56. doi: 10.1109/LED.2012.2227666
53. Song, W.-C., Choi, H.-W., Kwak, S.-U., and Song, B.-S. (1995). A 10-b 20-msample/s low-power cmos adc. Solid State Circ. IEEE J. 30, 514-521.
54. Vogelstein, R. J., Mallik, U., Vogelstein, J. T., and Cauwenberghs, G. (2007). Dynamically reconfigurable silicon array of spiking neurons with conductance-based synapses. IEEE Trans. Neural Netw. 18, 253-265. doi: 10.1109/TNN.2006.883007
55. Yang, M., Liu, S.-C., Li, C., and Delbruck, T. (2012). "Addressable current reference array with 170dB dynamic range," in Circuits and Systems (ISCAS), 2012 IEEE International Symposium on (Seoul: IEEE), 3110-3113.