Managing subthreshold leakage in charge-based analog circuits with low-VTH transistors by analog T- Switch (AT-Switch) and super cut-off CMOS (SCCMOS)

IEEE Journal of Solid-State Circuits

Volumn 41, Issue 4, 2006, Pages 859-866

  Ishida, Koichi ^a,b   Kanda, Kouichi ^a,b,c,d   Tamtrakarn, Atit ^a,b,c   Kawaguchi, Hiroshi ^a,b,e,f   Sakurai, Takayasu ^a,b,c  

^a IEEE

^b UNIVERSITY OF TOKYO   (Japan)

^c IEICE ^*  (Japan)

^d FUJITSU LABORATORIES LTD   (Japan)

^e KOBE UNIVERSITY   (Japan)

^f ASSOCIATION FOR COMPUTING MACHINERY   (United States)

Author keywords

FD SOI; Low VTH; Sigma delta modulator; Subthreshold leakage; Switched capacitor

Indexed keywords

FD-SOI; LOW VTH; SIGMA-DELTA MODULATOR; SUBTHRESHOLD LEAKAGE; SWITCHED CAPACITOR;

ANALOG COMPUTERS; CAPACITORS; CMOS INTEGRATED CIRCUITS; MODULATORS; TRANSISTORS;

LEAKAGE CURRENTS;

EID: 33645692081     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/JSSC.2006.870761     Document Type: Conference Paper

References (11)

1. V. Peluso, P. Vancorenland, A. Marques, M. Steyaert, and W. Sansen, "A 900-mV low-power A E A/D converter with 77-dB dynamic range," IEEE J. Solid-State Circuits, vol. 33, no. 12, pp. 1887-1897, Dec. 1998.
2. J. Sauerbrey, M. Wittig, D. Schmitt-Landsiedel, and R. Thewes, "0.65 V Sigma-delta modulators," in P roc. IEEE Int. Symp. Circuits Syst., May 2003, pp. 11021-11024.
3. J. Sauerbrey, D. Landsiedel, and R. Thewes el al., "A 0.5-V 1-μW successive approximation ADC," IEEE J. Solid-State Circuits, vol. 38, no. 7, pp. 1261-1265, Jul. 2003.
4. A. Abo and P. Gray, "A 1.5-V, 10-bit, 14.3-MS/s CMOS pipeline analog-to-digital converter," IEEE J Solid-State. Circuits, vol. 34, no. 5, pp. 599-606, May 1999.
5. H. Kawaguchi, K. Nose, and T. Sakurai, "A super cut-off CMOS (SC-CMOS) scheme for 0.5-V supply voltage with picoampere stand-by current," IEEE J. Solid-State. Circuits, vol. 35, no. 10, pp. 1498-1501, Oct. 2000.
6. K. Roy, S. Mukhopadhyay, and H. Mahmoodi-Meimand, "Leakage current mechanisms and leakage reduction technique in deep-submicrometer CMOS circuits," Proc. IEEE, vol. 91, no. 2, pp. 305-327, Feb. 2003.
7. K. Ishida, K. Kanda, A. Tamtrakarn, H. Kawaguchi, and T. Sakurai, "Subthreshold-leakage suppressed switched capacitor circuit based on super cut-off CMOS (SCCMOS)," in Proc. IEEE Int. Symp. Circuits Syst., 2005, pp. 3119-3122.
8. K. Min, H. Kawaguchi, and T. Sakurai, "Zigzag super cut-off CMOS (ZSCCMOS) block activation with self-adaptive voltage level controller: an alternative to clock-gating scheme in leakage dominant era," in IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, Feb. 2003, pp. 400-401.
9. K. Martin, "Improved circuits for the realization of switched-capacitor filters," IEEE Trans. Circuits Syst., vol. CAS-27, no. 4, pp. 237-244, Apr. 1980.
10. MAX4529 Datasheet, Maxim Integrated Products, Inc. [Online], Available: http://www.maxim-ic.com
11. B. Razavi, Design of Analog CMOS Integrated Circuits. New York: McGraw-Hill, 2001, ch. 12, pp. 410-423.