A switched-capacitor implementation of short-term synaptic dynamics

Proceedings of the 19th International Conference - Mixed Design of Integrated Circuits and Systems, MIXDES 2012

Volumn , Issue , 2012, Pages 214-218

  Noack, Marko ^a   Mayr, Christian ^a   Partzsch, Johannes ^a   Schultz, Michael ^a   Schüffny, René ^a  

^a DRESDEN UNIVERSITY OF TECHNOLOGY   (Germany)

Author keywords

depression; facilitation; short term synaptic dynamics; silicon synapse; Switched capacitor

Indexed keywords

DEPRESSION; FACILITATION; SILICON SYNAPSE; SWITCHED CAPACITOR; SYNAPTIC DYNAMICS;

COMPUTER SIMULATION; DYNAMICS; INTEGRATED CIRCUITS;

CAPACITORS;

EID: 84864220144     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (18)

1. L. Grande and W. Spain, "Synaptic depression as a timing device," Physiol, vol. 20, pp. 201-210, 2005 .
2. J. Mejias and J. Torres, "Maximum memory capacity on neural networks with short-term synaptic depression and facilitation," Neur Comput, vol. 21, no. 3, pp. 851-871, 2009.
3. H. Markram, Y. Wang, and M. Tsodyks, "Differential signaling via the same axon of neocortical pyramidal neurons," PNAS, vol. 95, no. 9, pp. 5323-5328, 1998.
4. L. Abbott, G. Wade, and W. Regehr, "Synaptic computation," Nature, vol. 431, no. 14, pp. 796-803, 2004.
5. V. Matveev and X.-J. Wang, "Differential short-term synaptic plasticity and transmission of complex spike trains: to depress or to facilitate?" Cereb Cortex, vol. 10, pp. 1143-1153, 2000.
6. S.-C. Liu, "Analog VLSI circuits for short-term dynamic synapses," IWRASIP J. Appl. Signal Process., vol. 2003, pp. 620-628, 2003.
7. J. Schemmel, D. Briiderle, K. Meier, and B. Ostendorf, "Modeling synaptic plasticity within networks of highly accelerated IF neurons," in ISCAS, may 2007, pp. 3367-3370.
8. E. Chicca, G. Indiveri, and R. Douglas, "An adaptive silicon synapse," in Circuits and Systems, 2003. ISCAS '03. Proceedings of the 2003 International Symposium on, vol. 1, may 2003, pp. I-81-I-84 vol.1.
9. M. Noack, C. Mayr, J. Partzsch, and R. Schiiffny, "Synapse dynamics in CMOS derived from a model of neurotransmitter release," in 20th ECCTD 2011, 2011, pp. 197-200.
10. J. Pineda de Gyvez and H. Tuinhout, "Threshold voltage mismatch and intra-die leakage current in digital CMOS circuits," Solid-State Circuits, IEEE Journal oj; vol. 39, no. 1, pp. 157-168, jan. 2004.
11. J. Elias and D. Northmore, "Switched-capacitor neuromorphs with widerange variable dynamics," Neural Networks, IEEE Transactions on, vol. 6, no. 6, pp. 1542-1548, nov 1995.
12. F. Folowosele, R. Etienne-Cummings, and T. Hamilton, "A CMOS switched capacitor implementation of the mihalas-niebur neuron," in BioCAS 2009, nov. 2009, pp. 105-108.
13. Z. Hong and H. Melchior, "Four-quadrant CMOS analogue multiplier," Electronics Leiters, vol. 20, no. 24, pp. 1015-1016, 22 1984.
14. N. Khachab and M. Ismail, "A nonlinear CMOS analog cell for VLSI signal and information processing," Solid-State Circuils, IEEE Journal of; vol. 26, no. 11, pp. 1689-1699, nov 1991.
15. K. Roy, S. Mukhopadhyay, and H. Mahmoodi-Meimand, "Leakage current mechanisms and leakage reduction techniques in deepsubmicrometer CMOS circuits," IEEE Transactions on Eleclron Devices, pp. 1393-1400, 2000.
16. M. Noack, J. Partzsch, C. Mayr, S. Henker, and R. Schuffny, "Biologyderived synaptic dynamics and optimized system architecture for neuromorphic hardware," in MIXDES, 2010, pp. 219-224.
17. c. Bartolozzi and G. Indiveri, "Synaptic dynamics in analog VLSI," Neural Compulation, vol. 19, no. 10, pp. 2581-2603, 2007.
18. Y. Wang, H. Markram, P. H. Goodman, T. K. Berger, J. Ma, and P. S. Goldman-Rakic, "Heterogeneity in the pyramidal network of the medial prefrontal cortex," Nature Neuroscience, vol. 9, no. 4, pp. 534-542, Mar. 2006.