A 65k-neuron 73-Mevents/s 22-pJ/event asynchronous micro-pipelined integrate-and-fire array transceiver

IEEE 2014 Biomedical Circuits and Systems Conference, BioCAS 2014 - Proceedings

Volumn , Issue , 2014, Pages 675-678

  Park, Jongkil ^a   Ha, Sohmyung ^a   Yu, Theodore ^a   Neftci, Emre ^a   Cauwenberghs, Gert ^a  

^a UNIVERSITY OF CALIFORNIA   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

DATA STREAMS; TRANSCEIVERS;

ADDRESS-EVENT REPRESENTATION; ARRAY TRANSCEIVERS; INPUT AND OUTPUTS; INTEGRATE AND FIRES; MEASURED RESULTS; MEMBRANE COMPARTMENT; NEURAL COMPUTATIONS; NEURON CIRCUITS;

NEURONS;

EID: 84920548116     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/BioCAS.2014.6981816     Document Type: Conference Paper

References (16)

1. C. Mead, "Neuromorphic electronic systems, " Proceedings of the IEEE, vol. 78, no. 10, pp. 1629-16 36, 1990.
2. G. Indiveri, B. Linares-Barranco, T. Hamilton, A. v. Schaik, R. Etienne-Cummings, T. Delbruck, S.-C. Liu, P. Dudek, P. Häfliger, S. Renaud, J. Schemmel, G. Cauwenberghs, J. Arthur, K. Hynna, F. Folowosele, S. Saighi, T. Serrano-Gotarredona, J. Wijekoon, Y. Wang, and K. K. Boahen, " Neuromorphic silicon neuron circuits," Frontiers in Neuroscience, vol. 5, no. 73, 2011.
3. T. Sharp, F. Galluppi, A. Rast , and S. Furber, " Power-efficient simulation of detailed cortical microcircuits on SpiNNaker," Journal of Neuroscience Methods, vol. 210, no. 1, pp. 110-118, 2012.
4. P. Merolla, J. Arthur, F. Akopyan, N. Imam, R. Manohar, and D. S. Modha, " A digital neurosynaptic core using embedded crossbar memory with 45pJ per spike in 45nm," in IEEE Custom Integrated Circuits Conference (CICC), 2011, 2011, pp. 1-4.
5. J. Schemmel, D. Bruderle, A. Grubl, M. Hock, K. Meier, and S. Millner, " A wafer-scale neuromorphic hardware system for large-scale neural modeling," in Proceedings of 2010 IEEE International Symposium on Circuits and Systems (ISCAS), 2010, pp. 1947-1950.
6. D. Badoni, M. Giulioni, V. Dante, and P. Del Giudice, "An aVLSI recurrent netwo rk of spiking neurons with reconfigurable and plastic synapses," in IEEE International Symposium on Circuits and Systems, ISCAS 2006, 2006, pp. 1227-1230.
7. G. Indiveri, E. Chicca, and R. Douglas, " A VLSI array of low-power spiking neurons and bistable synapses with spike-timing dependent plasticity," IEEE Transactions on Neural Networks, vol. 17, no. 1, pp. 211-221, 2006.
8. R. Silver, K. Boahen, S. Grillner, N. Kopell, and K. L. Olsen, " Neurotech for neuroscience: Unifying concepts, organizing principles, and emerging tools," The Journal of Neuroscience, vol. 27, no. 44, pp. 11 807-11 819, 2007.
9. J. Park, T. Yu, C. Maier, S. Joshi, and G. Cauwenberghs, " Live demonstration: Hierarchical address-event routing architecture for reconfigurable large scale neuromorphic systems," in IEEE International Symposium on Circuits and Systems (ISCAS), 2012, 2012, pp. 707-711.
10. T. Yu, J. Park, S. Joshi, C. Maier, and G. Cauwenberghs, " 65k-neuron integrate-and-fire array transceiver with address-event reconfigurable synaptic routing, " in IEEE Biomedical Circuits and Systems Conference (BioCAS), 2012, 2012, pp. 21-24.
11. M. Mahowald, An ana log VLSI system for stereoscopic vision. Springer, 1994, vol. 265.
12. R. J. Vogelstein, U. Mallik, J. T. Vogelstein, and G. Cauwenberghs, " Dynamically reconfigurable silicon array of spiking neurons with conductance-based synapses, " IEEE Transactions on Neural Networks, vol. 18, no. 1, pp. 253-265, 2007.
13. T. Yu and G. Cauwenberghs, "Log-domain time-multiplexed realization of dynamical c onductance-based synapses," in Proceedings of 2010 IEEE International Symposium on Circuits and Systems (ISCAS), 2010, pp. 2558-2561.
14. E. Fragniére, A. v. Schaik, and E. Vittoz, " Reactive components for pseudo-resistive networks," pp. 1913-1914, 1997.
15. S. F. Mattia and M., " Collective behavior of networks with linear (VLSI) integrate-and-fire neurons," Neural Computation, vol. 11, pp. 633-652, 1999.
16. B. Benjamin, P. Gao, E. McQuinn, S. Choudhary, A. Chandrasekaran, J. Bussat, R. Alvarez-Icaza, J. Arthur, P. Merolla, and K. Boahen, " Neurogrid: A mixed-analog-digital multichip system for large-scale neural simulations, " Proceedings of the IEEE, vol. 102, no. 5, pp. 699-716, 2014.