A Biological-Realtime Neuromorphic System in 28 nm CMOS Using Low-Leakage Switched Capacitor Circuits

IEEE Transactions on Biomedical Circuits and Systems

Volumn 10, Issue 1, 2016, Pages 243-254

  Mayr, Christian ^a   Partzsch, Johannes ^b   Noack, Marko ^b   Hänzsche, Stefan ^b   Scholze, Stefan ^b   Höppner, Sebastian ^b   Ellguth, Georg ^b   Schuffny, Rene ^b  

^a UNIVERSITY OF ZURICH   (Switzerland)

^b DRESDEN UNIVERSITY OF TECHNOLOGY   (Germany)

Author keywords

Biohybrid interface; biological realtime neuromorphic system; deep submicron switched capacitor; low leakage switched capacitor; switched capacitor neuromorphic circuits

Indexed keywords

LEAKAGE CURRENTS;

COMPENSATION TECHNIQUES; NEUROMORPHIC SYSTEMS; OUTPUT CHANNELS; REAL-TIME OPERATION; ROOM TEMPERATURE; SWITCHED -CAPACITOR CIRCUITS; SWITCHED CAPACITOR; TECHNOLOGY NODES;

CAPACITORS;

ARTIFICIAL NEURAL NETWORK; BIOLOGICAL MODEL; COMPUTER SYSTEM; NERVE CELL; PHYSIOLOGY; SYNAPSE;

COMPUTER SYSTEMS; MODELS, NEUROLOGICAL; NEURAL NETWORKS (COMPUTER); NEURONS; SYNAPSES;

EID: 84922690195     PISSN: 19324545     EISSN: None     Source Type: Journal    
DOI: 10.1109/TBCAS.2014.2379294     Document Type: Article

References (51)

1. R. Vogelstein, F. Tenore, L. Guevremont, R. Etienne-Cummings, and V. Mushawar, "A silicon central pattern generator controls locomotion in vivo," IEEE Trans. Biomed. Circuits Syst., vol. 2, pp. 212-221, 2008.
2. J. Dethier, P. Nuyujukian, S. I. Ryu, K. V. Shenoy, and K. Boahen, "Design and validation of a real-time spiking-neural-network decoder for brain-machine interfaces," J. Neural Eng., vol. 10, no. 3, p. 036008, 2013.
3. P. O'Connor, D. Neil, S.-C. Liu, T. Delbruck, and M. Pfeiffer, "Realtime classification and sensor fusion with a spiking deep belief network," Frontiers Neurosci., vol. 7, 2013.
4. A. König, C. Mayr, T. Bormann, and C. Klug, "Dedicated implementation of embedded vision systems employing low-power massively parallel feature computation," in Proc. 3rd VIVA-Workshop Low-Power Information Processing, 2002, pp. 1-8.
5. C. Mayr and R. Schüffny, "Neighborhood rank order coding for robust texture analysis and feature extraction," in Proc. IEEE Computer Soc., 7th Int. Conf. Hybrid Intelligent Systems, 2007, pp. 290-295.
6. C. Mayr, A. Heittmann, and R. Schüffny, "Gabor-like image filtering using a neural microcircuit," IEEE Trans. Neural Netw., vol. 18, pp. 955-959, 2007.
7. C. Bartolozzi and G. Indiveri, "Synaptic dynamics in analog VLSI," Neural Comput., vol. 19, no. 10, pp. 2581-2603, 2007.
8. G. Indiveri, F. Stefanini, and E. Chicca, "Spike-based learning with a generalized integrate and fire silicon neuron," in Proc. IEEE Int. Symp. Circuits and Systems, 2010, pp. 1951-1954, IEEE.
9. S. Moradi and G. Indiveri, "An event-based neural network architecture with an asynchronous programmable synaptic memory," IEEE Trans. Biomed. Circuits Syst., vol. 8, no. 1, pp. 98-107, Feb. 2014.
10. F. Galluppi, S. Davies, A. Rast, T. Sharp, L. A. Plana, and S. Furber, "A hierachical configuration system for a massively parallel neural hardware platform," in Proc. 9th Conf. Computing Frontiers, 2012, pp. 183-192, ACM.
11. J. Seo et al., "A 45 nm CMOS neuromorphic chip with a scalable architecture for learning in networks of spiking neurons," in Proc. IEEE Custom Integrated Circuits Conf., 2011, pp. 1-4.
12. R. J. Vogelstein, U. Mallik, J. T. Vogelstein, and G. Cauwenberghs, "Dynamically reconfigurable silicon array of spiking neurons with conductance- based synapses," IEEE Trans. Neural Netw., vol. 18, no. 1, pp. 253-265, 2007.
13. F. Folowosele, R. Etienne-Cummings, and T. Hamilton, "A CMOS switched capacitor implementation of the Mihalas-Niebur neuron," in Proc. IEEE Biomedical Circuits and Systems Conf., Beijing, China, 2009, pp. 105-108.
14. M. Noack, M. Krause, C. Mayr, J. Partzsch, and R. Schüffny, "VLSI implementation of a conductance-based multi-synapse using switchedcapacitor circuits," in Proc. IEEE Int. Symp. Circuits and Systems, 2014.
15. E. T. Rolls, L. Dempere-Marco, and G. Deco, "Holding multiple items in short term memory: A neural mechanism," PloS One, vol. 8, no. 4, p. e61078, 2013.
16. C. Mayr and J. Partzsch, "Rate and pulse based plasticity governed by local synaptic state variables," Frontiers Synaptic Neurosci., vol. 2, no. 33, p. 28, 2010.
17. O. Levy, N. Ziv, and S. Marom, "Enhancement of neural representation capacity by modular architecture in networks of cortical neurons," Eur. J. Neuros., vol. 35, pp. 1753-1760, 2012.
18. M. Noack, C. Mayr, J. Partzsch, M. Schultz, and R. Schüffny, "A switched-capacitor implementation of short-term synaptic dynamics," in Proc. Int. Conf. Mixed Design of Integrated Circuits and Systems, 2012, pp. 214-218.
19. M. Noack, J. Partzsch, C. Mayr, and R. Schüffny, "Biology-derived synaptic dynamics and optimized system architecture for neuromorphic hardware," in Proc. 17th Int. Conf. Mixed Design of Integrated Circuits and Systems, 2010, pp. 219-224.
20. G. Ellguth, C. Mayr, S. Henker, R. Schüffny, and U. Ramacher, "Design techniques for deep submicron CMOS/case study delta-sigma-modulator," in Dresdner Arbeitstagung Schaltungs- und Systementwurf, 2006, pp. 35-40.
21. K. Ishida, K. Kanda, A. Tamtrakarn, H. Kawaguchi, and T. Sakurai, "Managing subthreshold leakage in charge-based analog circuits with low-vth transistors by analog T- switch (AT-switch) and super cut-off CMOS (SCCMOS)," IEEE J. Solid-State Circuits, vol. 41, no. 4, pp. 859-867, Apr. 2006.
22. W. Chen et al., "A fully integrated 8-channel closed-loop neural-prosthetic SoC for real-time epileptic seizure control," in Proc. IEEE Int. Solid-State Circuits Conf., Dig. Tech. Papers, 2013, pp. 286-288.
23. C. Lopez et al., "An implantable 455-active-electrode 52-channel CMOS neural probe," in Proc. IEEE Int. Solid-State Circuits Conf., Dig. Tech. Papers, 2013, pp. 288-290.
24. C. Mayr, M. Noack, J. Partzsch, and R. Schüffny, "Replicating experimental spike and rate based neural learning in CMOS," in Proc. IEEE Int. Symp. Circuits and Systems, 2010, pp. 105-108.
25. M. Yang, S.-C. Liu, C. Li, and T. Delbruck, "Addressable current reference array with 170 dB dynamic range," in Proc. IEEE Int. Symp. Circuits and Systems, 2012, pp. 3110-3113, IEEE.
26. S. Hartmann, S. Schiefer, S. Scholze, J. Partzsch, C. Mayr, S. Henker, and R. Schüffny, "Highly integrated packet-based AER communication infrastructure with 3Gevent/s throughput," in Proc. IEEE Int. Conf. Electronics, Circuits, and Systems, 2010, pp. 952-955.
27. S. Scholze, H. Eisenreich, S. Höppner, G. Ellguth, S. Henker, M. Ander, S. Hänzsche, J. Partzsch, C. Mayr, and R. Schüffny, "A 32 GBit/s communication SoC for a waferscale neuromorphic system," Integration, VLSI J., vol. 45, no. 1, pp. 61-75, 2011.
28. S. Höppner, S. Hänzsche, G. Ellguth, D. Walter, H. Eisenreich, and R. Schüffny, "A fast-locking ADPLL with instantaneous restart capability in 28-nm CMOS technology," IEEE Trans. Circuits Syst. II, Exp. Briefs, no. 99, pp. 1-5, 2013.
29. H. Markram, Y. Wang, and M. Tsodyks, "Differential signaling via the same axon of neocortical pyramidal neurons," Proc. Nat. Acad. Sci, vol. 95, pp. 5323-5328, 1998.
30. J. Brader, W. Senn, and S. Fusi, "Learning real-world stimuli in a neural network with spike-driven synaptic dynamics," Neural Comput., vol. 19, pp. 2881-2912, 2007.
31. M. Noack, J. Partzsch, C. G. Mayr, S. Häntzsche, S. Scholze, S. Höppner, G. Ellguth, and R. Schüffny, "Switched-capacitor realization of presynaptic short-term plasticity and stop-learning synapses in 28 nm CMOS," Frontiers Neurosci., vol. 9, no. 00010, 2015 [Online]. Available: http://www.frontiersin.org/Journal/Abstract.aspx?s=755&name=neuromorphic-engineering&ART-DOI=10.3389/fnins.2015.00010, DOI: 10.3389/fnins.2015.00010, ISSN: 1662-453X.
32. M. Dessouky and A. Kaiser, "Very low-voltage fully differential amplifier for switched-capacitor applications," in Proc. IEEE Int. Symp. Circuits and Systems, Geneva, Switzerland, 2000, vol. 5, pp. 441-444, vol. 5.
33. K. Roy, S. Mukhopadhyay, and H. Mahmoodi-Meimand, "Leakage current mechanisms and leakage reduction techniques in deep-submicrometer CMOS circuits," Proc. IEEE, vol. 91, no. 2, pp. 305-327, Feb. 2003.
34. C. Enz and G. Temes, "Circuit techniques for reducing the effects of op-amp imperfections: Autozeroing, correlated double sampling, and chopper stabilization," Proc. IEEE, vol. 84, no. 11, pp. 1584-1614, Nov. 1996.
35. W. Maass, T. Natschläger, and H. Markram, "Real-time computing without stable states: A new framework for neural computation based on perturbations," Neural Comput., vol. 14, no. 11, pp. 2531-2560, 2002.
36. C. Eliasmith and C. C. H. Anderson, Neural Engineering: Computation, Representation, and Dynamics in Neurobiological Systems. Cambridge, MA, USA: MIT Press, 2004.
37. C. Mayr, J. Partzsch, M. Noack, and R. Schüffny, "Configurable analog-digital conversion using the neural engineering framework," Frontiers Neurosci., vol. 8, no. 201, p. 16, 2014.
38. J. Hasler and B. Marr, "Finding a roadmap to achieve large neuromorphic hardware systems," Frontiers Neurosci., vol. 7, 2013.
39. G. Indiveri, E. Chicca, and R. Douglas, "A VLSI array of low-power spiking neurons and bistable synapses with spike-timing dependent plasticity," IEEE Trans. Neural Netw., vol. 17, no. 1, pp. 211-221, 2006.
40. J. P. de Gyvez and H. Tuinhout, "Threshold voltage mismatch and intra-die leakage current in digital CMOS circuits," IEEE J. Solid-State Circuits, vol. 39, no. 1, pp. 157-168, Jan. 2004.
41. P. R. Kinget, "Device mismatch and tradeoffs in the design of analog circuits," IEEE J. Solid-State Circuits, vol. 40, no. 6, pp. 1212-1224, 2005.
42. A. Basu, S. Ramakrishnan, C. Petre, S. Koziol, S. Brink, and P. E. Hasler, "Neural dynamics in reconfigurable silicon," IEEE Trans. Biomed. Circuits Syst., vol. 4, no. 5, pp. 311-319, 2010.
43. S. Brink, S. Nease, P. Hasler, S. Ramakrishnan, R. Wunderlich, A. Basu, and B. Degnan, "A learning-enabled neuron array IC based upon transistor channel models of biological phenomena," IEEE Trans. Biomed. Circuits Syst., vol. 7, no. 1, pp. 71-81, Feb. 2013.
44. H. Eisenreich, C. Mayr, S. Henker, M. Wickert, and R. Schüffny, "A novel ADPLL design using successive approximation frequency control," Elsevier Microelectron. J., vol. 40, no. 11, pp. 1613-1622, 2009.
45. P. Merolla et al., "A digital neurosynaptic core using embedded crossbar memory with 45 pJ per spike in 45 nm," in Proc. IEEE Custom Integrated Circuits Conf., 2011, pp. 1-4.
46. F. Alibart, S. Pleutin, O. Bichler, C. Gamrat, T. Serrano-Gotarredona, B. Linares-Barranco, and D. Vuillaume, "A memristive nanoparticle/organic hybrid synapstor for neuroinspired computing," Adv. Function. Mater. vol. 22, no. 3, pp. 609-616, 2012 [Online]. Available: http://dx. doi.org/10.1002/adfm.201101935
47. C. Mayr, P. Stärke, J. Partzsch, L. Cederstroem, R. Schüffny, Y. Shuai, N. Du, and H. Schmidt, "Waveform driven plasticity in BiFeO3 memristive devices: Model and implementation," Adv. Neural Inf. Process. Syst., vol. 25, pp. 1700-1708, 2012.
48. C. Mayr, M. Ehrlich, S. Henker, K. Wendt, and R. Schüffny, "Mapping complex, large-scale spiking networks on neural VLSI," Int. J. Appl. Sci., Eng. Technol., vol. 4, no. 1, pp. 37-42, 2007.
49. S. Henker, C. Mayr, J.-U. Schlüßler, R. Schüffny, U. Ramacher, and A. Heittmann, "Active pixel sensor arrays in 90/65 nm CMOS-technologies with vertically stacked photodiodes," in Proc. IEEE Int. Image Sensor Workshop, 2007, pp. 16-19.
50. Y. Shuai, X. Ou, W. Luo, N. Du, C. Wu, W. Zhang, D. Burger, C. Mayr, R. Schuffny, S. Zhou, M. Helm, and H. Schmidt, "Nonvolatile multilevel resistive switching in Ar+ irradiated BiFeO3 thin films," IEEE Electron Device Lett., vol. 34, no. 1, pp. 54-56, 2013.
51. T. You, Y. Shuai, W. Luo, N. Du, D. Bürger, I. Skorupa, R. Hübner, S. Henker, C. Mayr, R. Schüffny, T. Mikolajick, O. Schmidt, and H. Schmidt, "Exploiting memristive BiFeO3 bilayer structures for compact sequential logics," Adv. Function. Mater., vol. 24, no. 22, pp. 3357-3365, Jun. 11, 2014.