Mapping arbitrary mathematical functions and dynamical systems to neuromorphic VLSI circuits for spike-based neural computation

Proceedings - IEEE International Symposium on Circuits and Systems

Volumn , Issue , 2014, Pages 269-272

  Corradi, Federico ^a   Eliasmith, Chris ^b   Indiveri, Giacomo ^a  

^a UNIVERSITY OF ZURICH   (Switzerland)

^b UNIVERSITY OF WATERLOO   (Canada)

Author keywords

[No Author keywords available]

Indexed keywords

DYNAMICAL SYSTEMS; MIXED SIGNAL INTEGRATED CIRCUITS; VLSI CIRCUITS;

COMPUTING TECHNOLOGY; ELECTRONIC SYSTEMS; ENCODING AND DECODING; EVENT-BASED METHOD; MATHEMATICAL COMPUTATION; MATHEMATICAL FUNCTIONS; NEURAL COMPUTATIONS; NEURAL ENGINEERING;

FUNCTIONS;

EID: 84907380868     PISSN: 02714310     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ISCAS.2014.6865117     Document Type: Conference Paper

References (13)

1. B. Hoefftinger, "Itrs: The international technology roadmap for semiconductors," in Chips 2020, ser. The Frontiers Collection, B. Hoefftinger, Ed. Springer Berlin Heidelberg, 2012, pp. 161-174.
2. R. Cavin, P. Lugli, and V. Zhirnov, "Science and engineering beyond moore's law," Proceedings of the IEEE, vol. 100, no. Special Centennial Issue, pp. 1720-1749,2012.
3. G. lndiveri, et aI., "Neuromorphic silicon neuron circuits," Frontiers in Neuroscience, vol. 5, pp. 1-23,2011.
4. S. Moradi and G. Indiveri, "An event-based neural network architecture with an asynchronous programmable synaptic memory," IEEE Transactions on Biomedical Circuits and Systems, pp. 1-10, March 2013.
5. A. Cassidy, J. Georgiou, and A. Andreou, "Design of silicon brains in the nano-CMOS era: Spiking neurons, learning synapses and neural architecture optimization," Neural Networks, 2013.
6. J. Arthur, et aI., "Building block of a programmable neuromorphic substrate: A digital neurosynaptic core," in International Joint Conference on Neural Networks, IJCNN 2012. IEEE, Jun 2012, pp. 1946-1953.
7. S. Choudhary, S. Sloan, S. Fok, A. Neckar, E. Trautmann, P. Gao, T. Stewart,C Eliasmith,a nd K. Boahen," Silicon neurons that compute," in Artificial Neural Networks and Machine Learning-ICANN 2012, ser. Lecture Notes in Computer Science, A. Villa, W. Duch, P. Erdi, F. Masulli, and G. Palm, Eds. Springer Berlin / Heidelberg, 2012, vol. 7552, pp. 121-128.
8. S. Brink, S. Nease, and P. Hasler, "Computing with networks of spiking neurons on a biophysically motivated floating-gate based neuromorphic integrated circuit," Neural Networks, 2013.
9. T. Yu, J. Park, S. Joshi, C. Maier, and G. Cauwenberghs, "65k-neuron integrate-and-fire array transceiver with address-event reconfigurable synaptic routing," in Biomedical Circuits and Systems Conference, (BioCAS), 2012. IEEE,N ov. 2012, pp. 21-24.
10. C. Eliasmith and C. H. Anderson, Neural engineering: Computation, representation and dynamics in neurobiological systems. Cambridge, MA: MIT Press, 2003.
11. C. Eliasmith, T. Stewart, X. Choo, T. Bekolay, T. DeWolf, Y. Tang, and D. Rasmussen, "A large-scale model of the functioning brain," Science, vol. 338, no. 6111, pp. 1202-1205, 2012.
12. C. Bartolozzi and G. lndiveri, "Synaptic dynamics in analog VLSI," Neural Computation, vol. 19, no. 10, pp. 2581-2603, Oct 2007.
13. c.-H. Lo and S.-Y. Huang, "Ppn based lOt sram cell for low-leakage and resilient subthreshold operation," Solid-State Circuits, IEEE Journal of, vol. 46, no. 3, pp. 695-704, 2011.