Configurable analog-digital conversion using the neural engineering framework

Frontiers in Neuroscience

Volumn , Issue 8 JUL, 2014, Pages

  Mayr, Christian G ^a   Partzsch, Johannes ^b   Noack, Marko ^b   Schüffny, Rene ^b  

^a UNIVERSITY OF ZURICH   (Switzerland)

^b DRESDEN UNIVERSITY OF TECHNOLOGY   (Germany)

Author keywords

ADC with signal processing; Multiple input ADC; Neural engineering framework; Neural network analog digital converter

Indexed keywords

ANALOG DIGITAL CONVERTER; ARTICLE; CELL ENGINEERING; COMPUTER; COMPUTER SIMULATION; CONTROLLED STUDY; NERVE CELL; TUNING CURVE;

EID: 84905924156     PISSN: 16624548     EISSN: 1662453X     Source Type: Journal    
DOI: 10.3389/fnins.2014.00201     Document Type: Article

References (51)

1. Bartolozzi, C., and Indiveri, G. (2007). Synaptic dynamics in analog VLSI. Neural Comput. 19, 2581-2603. doi: 10.1162/neco.2007.19.10.2581
2. Bekolay, T., Kolbeck, C., and Eliasmith, C. (2013). "Simultaneous unsupervised and supervised learning of cognitive functions in biologically plausible spiking neural networks," in Proceedings of the 35th Annual Conference of the Cognitive Science Society(Berlin), 169-174. Available online at: http://mindmodeling.org/cogsci2013/papers/0058/paper0058.pdf
3. Chae, Y., Souri, K., and Makinwa, K. (2013). "A 6.3 uW 20b incremental zoom-adc with 6ppm INL and 1 uV offset," in Solid-State Circuits Conference Digest of Technical Papers (ISSCC), 2013 IEEE International(San Francisco, CA), 276-277.
4. Chande, V., and Poonacha, P. G. (1995). On neural networks for analog to digital conversion. IEEE Trans. Neural Netw. 6, 1269-1274. doi: 10.1109/72.410371
5. Chen, W.-M., Chiueh, H., Chen, T.-J., Ho, C.-L., Jeng, C., Chang, S.-T., et al. (2013). "A fully integrated 8-channel closed-loop neural-prosthetic SoC for real-time epileptic seizure control," in 2013 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC)(San Francisco, CA), 286-287. doi: 10.1109/ISSCC.2013.6487737
6. Choudhary, S., Sloan, S., Fok, S., Neckar, A., Trautmann, E., Gao, P., et al. (2012). Silicon neurons that compute. in Artificial Neural Networks and Machine Learning - ICANN 2012, Vol. 7552 of Lecture Notes in Computer Science, (Springer Berlin Heidelberg), 121-128.
7. Dethier, J., Nuyujukian, P., Ryu, S. I., Shenoy, K. V., and Boahen, K. (2013). Design and validation of a real-time spiking-neural-network decoder for brain-machine interfaces. J. Neural Eng. 10:036008. doi: 10.1088/1741-2560/10/3/036008
8. Eisenreich, H., Mayr, C., Henker, S., Wickert, M., and Schüffny, R. (2009). A novel ADPLL design using successive approximation frequency control. Elsevier Microelectron. J. 40, 1613-1622. doi: 10.1016/j.mejo.2008.12.005
9. Eliasmith, C. (2007). How to build a brain: from function to implementation. Synthese 159, 373-388. doi: 10.1007/s11229-007-9235-0
10. Eliasmith, C., and Anderson, C. C. H. (2004). Neural Engineering: Computation, Representation, and Dynamics in Neurobiological Systems. Cambridge, MA: MIT Press.
11. Flores, M., Negreiros, M., Carro, L., and Susin, A. (2004). INL and DNL estimation based on noise for ADC test. Instrum. Meas. IEEE Trans. 53, 1391-1395. doi: 10.1109/TIM.2004.834096
12. Giulioni, M., Camilleri, P., Mattia, M., Dante, V., Braun, J., and Del Giudice, P. (2012). Robust working memory in an asynchronously spiking neural network realized in neuromorphic VLSI. Front. Neurosci. 5:149. doi: 10.3389/fnins.2011.00149
13. Han, D., Zheng, Y., Rajkumar, R., Dawe, G., and Je, M. (2013). "A 0.45V 100-channel neural-recording IC with sub- uW/channel consumption in 0.18 um CMOS," in Solid-State Circuits Conference Digest of Technical Papers (ISSCC), 2013 IEEE International(San Francisco, CA), 290-291.
14. Hartmann, S., Schiefer, S., Scholze, S., Partzsch, J., Mayr, C., Henker, S., et al. (2010). "Highly integrated packet-based AER communication infrastructure with 3Gevent/s throughput," in Proceedings of IEEE International Conference on Electronics, Circuits, and Systems ICECS10(Athens), 952-955.
15. Henker, S., Mayr, C., Schlüssler, J.-U., Schüffny, R., Ramacher, U., and Heittmann, A. (2007). "Active pixel sensor arrays in 90/65nm CMOS-technologies with vertically stacked photodiodes," in Proceedings of IEEE International Image Sensor Workshop IIS07(Maine), 16-19.
16. Jain, A., Venkatesan, M., and Pavan, S. (2012). Analysis and design of a high speed continuous-time delta sigma modulator using the assisted opamp technique. Solid State Circ. IEEE J. 47, 1615-1625. doi: 10.1109/JSSC.2012.2191210
17. Jin, X., Rast, A., Galluppi, F., Davies, S., and Furber, S. (2010). "Implementing spike-timing-dependent plasticity on spinnaker neuromorphic hardware," in Neural Networks (IJCNN), The 2010 International Joint Conference on IEEE(Barcelona), 1-8.
18. Jo, S. H., Chang, T., Ebong, I., Bhadviya, B. B., Mazumder, P., and Lu, W. (2010). Nanoscale memristor device as synapse in neuromorphic systems. Nano Lett. 10, 1297-1301. doi: 10.1021/nl904092h
19. King, E., Eshraghi, A., Galton, I., and Fiez, T. (1998). A nyquist-rate delta-sigma A/D converter. Solid State Circ. IEEE J. 33, 45-52. doi: 10.1109/4.654936
20. König, A., Mayr, C., Bormann, T., and Klug, C. (2002). "Dedicated implementation of embedded vision systems employing low-power massively parallel feature computation," in Proceeding of the 3rd VIVA-Workshop on Low-Power Information Processing(Chemnitz), 1-8.
21. Liu, Y., Bonizzoni, E., D'Amato, A., and Maloberti, F. (2013). "A 105-dB SNDR, 10 kSps multi-level second-order incremental converter with smart-DEM consuming 280 uW and 3.3-V supply," in ESSCIRC (ESSCIRC), 2013 Proceedings(Bucharest), 371-374. doi: 10.1109/ESSCIRC.2013.6649150
22. Lovelace, J., Rickard, J., and Cios, K. (2010). "A spiking neural network alternative for the analog to digital converter," in Neural Networks (IJCNN), The 2010 International Joint Conference On(Barcelona), 1-8. doi: 10.1109/IJCNN.2010.5596909
23. Marijan, M., and Ignjatovic, Z. (2010). "Code division parallel delta-sigma AD converter with probabilistic iterative decoding," in Proceedings of 2010 IEEE International Symposium on Circuits and Systems (ISCAS)(Paris), 4025-4028. doi: 10.1109/ISCAS.2010.5537642
24. Mayr, C., Ehrlich, M., Henker, S., Wendt, K., and Schüffny, R. (2007). Mapping complex, large-scale spiking networks on neural VLSI. Int. J. Appl. Sci. Eng. Technol. 4, 37-42.
25. Mayr, C., Henker, S., Krause, A., Schlüssler, J.-U., and Schüffny, R. (2008). "65 nm CMOS sensors applied to mathematically exact colorimetric reconstruction," in Proceedings IASTED International Conference on Computer Graphics and Imaging CGIM 08, 56-63.
26. Mayr, C., Noack, M., Partzsch, J., and Schüffny, R. (2010a). "Replicating experimental spike and rate based neural learning in CMOS," in IEEE International Symposium on Circuits and Systems ISCAS 2010, 105-108.
27. Mayr, C., and Partzsch, J. (2010). Rate and pulse based plasticity governed by local synaptic state variables. Front. Synaptic. Neurosci. 2:33. doi: 10.3389/fnsyn.2010.00033
28. Mayr, C., Partzsch, J., and Schüffny, R. (2009). Transient responses of activity-dependent synapses to modulated pulse trains. Elsevier Neurocomput. 73, 99-105. doi: 10.1016/j.neucom.2009.02.019
29. Mayr, C., Scholze, S., Ander, M., Henker, S., and Schüffny, R. (2010b). "Aliasing-free variable gain delta sigma modulator for use in an analog frontend," in 17th International Conference on Mixed Design of Integrated Circuits and Systems MIXDES 2010(Wrocław), 195-199.
30. Mayr, C., and Schüffny, R. (2005). Applying spiking neural nets to noise shaping. IEICE Trans. Inf. Syst. E88-D, 1885-1892. doi: 10.1093/ietisy/e88-d.8.1885
31. Mayr, C., and Schüffny, R. (2007). "Neighborhood rank order coding for robust texture analysis and feature extraction," in IEEE Computer Society, Proceedings of the 7th International Conference on Hybrid Intelligent Systems HIS 07(Kaiserslautern), 290-301. doi: 10.1109/HIS.2007.12
32. Mayr, C., Stärke, P., Partzsch, J., Cederstroem, L., Schüffny, R., Shuai, Y., et al. (2012). Waveform driven plasticity in BiFeO3 memristive devices: Model and implementation. Adv. Neural Inf. Proc. Syst. 25, 1700-1708. Available online at: http://papers.nips.cc/paper/4595-waveform-driven-plasticity-in-bifeo3-memristive-devices-model-and-implementation.pdf
33. Murmann, B. (2013). "ADC performance survey 1997-2013," in Technical Report(Stanford, CA: Stanford University).
34. Noack, M., Mayr, C., Partzsch, J., and Schüffny, R. (2011). "Synapse dynamics in CMOS derived from a model of neurotransmitter release," in 20th European Conference on Circuit Theory and Design ECCTD2011(Linkoping), 198-201. doi: 10.1109/ECCTD.2011.6043316
35. Noack, M., Mayr, C., Partzsch, J., Schultz, M., and Schüffny, R. (2012). "A switched-capacitor implementation of short-term synaptic dynamics," in 19th International Conference on Mixed Design of Integrated Circuits and Systems MIXDES 2012(Warsaw), 214-218.
36. Noack, M., Partzsch, J., Mayr, C., and Schüffny, R. (2010). "Biology-derived synaptic dynamics and optimized system architecture for neuromorphic hardware," in 17th International Conference on Mixed Design of Integrated Circuits and Systems MIXDES 2010, 219-224.
37. Ou, X., Luo, W., Du, N., Wu, C., Zhang, W., Burger, D., et al. (2013). Nonvolatile multilevel resistive switching in Ar+ irradiated BiFeO3 thin films. IEEE Electr. Device Lett. 34, 54-56. doi: 10.1109/LED.2012.2227666
38. Perez, A., Bonizzoni, E., and Maloberti, F. (2011). "A 84dB SNDR 100kHz bandwidth low-power single op-amp third-order Delta Sigma modulator consuming 140 uW," in Solid-State Circuits Conference Digest of Technical Papers (ISSCC), 2011 IEEE International(San Francisco, CA), 478-480. doi: 10.1109/ISSCC.2011.5746405
39. Pineda de Gyvez, J., and Tuinhout, H. (2004). Threshold voltage mismatch and intra-die leakage current in digital CMOS circuits. Solid State Circ. IEEE J. 39, 157-168. doi: 10.1109/JSSC.2003.820873
40. Provost, B., and Sanchez-Sinencio, E. (2003). On-chip ramp generators for mixed-signal BIST and ADC self-test. IEEE J. Solid State Circ. 38, 263-273. doi: 10.1109/JSSC.2002.807415
41. Scholze, S., Eisenreich, H., Höppner, S., Ellguth, G., Henker, S., Ander, M., et al. (2011). A 32 GBit/s communication SoC for a waferscale neuromorphic system. Integr. VLSI J. 45, 61-75. doi: 10.1016/j.vlsi.2011.05.003
42. Scholze, S., Henker, S., Partzsch, J., Mayr, C., and Schüffny, R. (2010). "Optimized queue based communication in VLSI using a weakly ordered binary heap," in 17th International Conference on Mixed Design of Integrated Circuits and Systems MIXDES 2010(Wrocław), 316-320.
43. Spiridon, M., and Gerstner, W. (1999). Noise spectrum and signal transmission through a population of spiking neurons. Network 10, 257-272. doi: 10.1088/0954-898X/10/3/304
44. Stewart, T., Tripp, B., and Eliasmith, C. (2009). Python scripting in the Nengo simulator. Front. Neuroinform. 3:9. doi: 10.3389/neuro.11.007.2009
45. Tapson, J., and van Schaik, A. (2012). "An asynchronous parallel neuromorphic ADC architecture," in Circuits and Systems (ISCAS), 2012 IEEE International Symposium on(Seoul), 2409-2412. doi: 10.1109/ISCAS.2012.6271783
46. van de Plassche, R. (2003). CMOS Integrated Analog-to-Digital and Digital-to-Analog Converters. Dordrecht: Kluwer Academic Publishers.
47. Walden, R. H. (1994). "Analog-to-digital converter technology comparison," in Proceeding of the GaAs IC Symposium(Philadelphia, PA), 228-231.
48. Watson, B. C., Shoop, B. L., Ressler, E. K., and Das, P. K. (2004). Analog-to-digital conversion using single-layer integrate-and-fire networks with inhibitory connections. EURASIP J. Adv. Signal Proces. 2004:894284. doi: 10.1155/S1110865704405083
49. Weaver, S., Hershberg, B., and Moon, U.-K. (2011). "Digitally synthesized stochastic flash ADC using only standard digital cells," in 2011 Symposium on VLSI Circuits (VLSIC)(Honolulu, HI), 266-267.
50. Yang, H., and Sarpeshkar, R. (2006). A bio-inspired ultra-energy-efficient analog-to-digital converter for biomedical applications. IEEE Trans. Circ. Syst I Reg. Pap. 53, 2349-2356. doi: 10.1109/TCSI.2006.884463
51. Yip, M., and Chandrakasan, A. (2011). "A resolution-reconfigurable 5-to-10b 0.4-to-1V power scalable SAR ADC," in Solid-State Circuits Conference Digest of Technical Papers (ISSCC), 2011 IEEE International(San Francisco, CA), 190-192. doi: 10.1109/ISSCC.2011.5746277