Digital to analog converters: A metrological overview

9th IMEKO Workshop on ADC Modeling and Testing, IWADC 2004, Held Together with the 13th IMEKO TC4 Symposium on Measurements for Research and Industrial Applications

Volumn , Issue , 2004, Pages 52-57

  Balestrieri, E ^a   Daponte, P ^a   Rapuano, S ^a  

^a UNIVERSITY OF SANNIO   (Italy)

Author keywords

[No Author keywords available]

Indexed keywords

INDUSTRIAL RESEARCH;

DIGITAL TECHNIQUES; TECHNOLOGY IMPROVEMENT;

DIGITAL TO ANALOG CONVERSION;

EID: 84910653744     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (36)

1. P. Daponte, Guest Editor "Special Issue on DAC modelling and testing", Measurement, Vol. 31, No.3, April 2002.
2. IEEE Standard 1658 Draft, "IEEE Standard for terminology and test methods for digital-to-analog converters", March 2004.
3. J.A. Starzyk, R.P. Mohn, L. Jing, "A cost-effective approach to the design and layout of a 14-b current-steering DAC macrocell", IEEE Trans. on Circuits and Systems, Vol. 51, No.1, pp. 196200, Jan. 2004.
4. G.A.M. Van Der Plas, J. Vandenbussche, W. Sansen, M.S.J. Steyaert, G.G.E. Gielen, "A 14-bit intrinsic accuracy Q2 random walk CMOS DAC", IEEE J. of Solid-State Circuits I, Vol. 34, pp. 1708-1718, Dec. 1999.
5. K. O'Sullivan, C. Gorman, M. Hennessy, V. Callaghan, "A 12-bit 320-MSample/s current-steering CMOS D/A converter in 0.44 mm2", IEEE J. of Solid-State Circuits, Vol. 39, No. 7, pp. 1064-1072, July 2004.
6. P. Kiss, J. Arias, D. Li, V. Boccuzzi, "Stable high-order delta-sigma digital-to-analog converters", IEEE Trans. on Circuits and Systems I, Vol. 51, No. 1, pp. 200-205, Jan. 2004.
7. D.B. Barkin, A.C.Y. Lin, D.K. Su, B.A. Wooley, "A CMOS oversampling bandpass cascaded D/A converter with digital FIR and current-mode semi-digital filtering", IEEE J. of Solid-State Circuits, Vol. 39, No. 4, pp. 585-593, April 2004.
8. A. Yacoubian, P.K. Das, "Digital-to-analog conversion using electrooptic modulators", IEEE Photonics Technology Letters, Vol. 15, No. 1, pp. 117-119, Jan. 2003.
9. A. Bindra, "Analog/mixed-signal ICs: digital-to-analog converters", Electronic Design, ED Online ID #1425, Jan. 7, 2002.
10. D. Macii, "A novel approach for testing and improving the static accuracy of high performance digital-to-analog converters", Proc. of 8th Int. Workshop on ADC Modelling and Testing, Perugia, Italy, pp. 197-200, Sept. 2003.
11. J.T. Doyle, J.L. Young, K. Yong-Bin, "An accurate DAC modeling technique based on wavelet theory", Proc. of CICC '03, San Jose, California, pp. 257-260, Sept. 2003.
12. M. Kosunen, J. Vankka, I. Teikari, K. Halonen, "DNL and INL yield models for a current-steering D/A converter", Proc. of ISCAS '03, Bangkok, Thailand, Vol. 1, pp. 969-972, May 2003.
13. T. Chen, G. Gielen, "Analysis of the dynamic SFDR property of high-accuracy current-steering D/A converters", Proc. of ISCAS '03, Bangkok, Thailand, Vol. 1, pp. 973-976, May 2003.
14. J. De Maeyer, P. Rombouts, L. Weyten, "Addressing static and dynamic errors in unit element multibit DACs", Electronics Letters, Vol. 39, No. 14, pp. 1038-1039, July 2003.
15. M. Albiol, J.L. González, E. Alarcón, "Mismatch and dynamic modeling of current sources in current-steering CMOS D/A converters: an extended design procedure", IEEE Trans. on Circuits and Systems, Vol. 51, No. 1, pp. 159-169, Jan. 2004.
16. S. Albrecht, A. Gothenberg, Y. Sumi, H. Tenhunen, "A study of nonlinearities for a frequency-locked loop principle [frequency synthesizer application]", Proc. of Southwest Symp. on Mixed-Signal Design, Las Vegas, Nevada, USA, pp. 71-75, Feb. 2003.
17. K.O. Andersson, N.U. Andersson, M. Vesterbacka, J.J. Wikner, "A method of segmenting digital-to-analog converters", Proc. of Southwest Symp. on Mixed-Signal Design, Las Vegas, Nevada, USA, pp. 32-37, Feb. 2003.
18. A. Grochowski, D. Bhattacharya, T.R. Viswanathan, K. Laker, "Integrated circuit testing for quality assurance in manufacturing: history, current status, and future trends", IEEE Trans. on Circuits and Systems II, Vol. 44, No. 8, pp. 610-633, August 1997.
19. A. Van den Bosh, M. Steyaert, W. Sansen, "An accurate statistical yield model for CMOS current-steering D/A converters", Proc. of IEEE Int. Symp. on Circuit and Systems, Geneva, Switzerland, pp. 105-108, May 2000.
20. P. Crippa, C. Turchetti, M. Conti, "A statistical methodology for the design of high-performance CMOS current-steering digital-to-analog converters", IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, Vol. 21, No. 4, pp. 377-394, April 2002.
21. B. Vargha, J. Schoukens, Y. Rolain, "Static nonlinearity testing of digital-to-analog converters", IEEE Trans. on Instrum. and Meas., Vol. 50, No. 5, pp. 1283-1288, October 2001.
22. P.P. Fasang, "An optimal method for testing digital to analog converters", Proc. 10th IEEE Inter. ASIC Conf. and Exhibit, Portland, USA, pp. 42-46, Sept. 1997.
23. Analog Devices, "Analog-to-digital conversion handbook", Prentice Hall, Englewood Cliffs, NJ, pp. 297-342, 1986.
24. B. Vargha, J. Schoukens, Y. Rolain, "Using reduced-order models in D/A converter testing", Proc. of IEEE IMTC '02, Anchorage, USA, pp. 701-706, May 2002.
25. M.L. Bushnell, V.D. Agrawal, "Essentials of electronic testing", Kluwer Academic Pub., 2000.
26. K. Arabi, B. Kaminska, M. Sawan, "On chip testing data converters using static parameters", IEEE Trans. on Very Large Scale Integration (VLSI) System, Vol. 6, No. 3, pp. 409-418 Sept. 1998.
27. Y.C. Wen, K.J. Lee, "BIST structure for DAC testing", Electronic Letters, Vol. 34, No.12, pp. 11731174, June 1998.
28. I.H.S. Hassan, K. Arabi, B. Kaminska, "Testing digital to analog converters based on oscillation-test strategy using sigma-delta modulation", Proc. of ICCD'98, Austin, Texas, pp. 40-46, Oct. 1998.
29. C.A. Leme, J. EFranca, "Error detection and analysis in self-testing data conversion systems employing charge redistribution techniques", Proc. of IEEE ISCAS '91, Singapore, Vol. 3, pp. 1517-1520, Jan. 1991.
30. J.L. Huang, C.K. Ong, K.T. Cheng, "A BIST scheme for on-chip ADC and DAC testing", Proc. of Design, Automation and Test in Europe Conf. and Exhibition, Paris, France, pp. 216-220, March 2000.
31. S.J. Chang, C.L. Lee, J.E. Chen, "BIST scheme for DAC testing", Electronic Letters, Vol. 38, No. 15, pp. 776-777, July 2002.
32. K.P. Sunil Rafeeque, V. Vasudevan, "A built-in-self-test scheme for digital to analog converters", Proc. of VLSID '04, Mumbai, India, pp. 1027-1032, Jan. 2004.
33. IEEE Standard 746, "IEEE Standard for performance measurements of A/D and D/A converters for PCM television video circuits", 1984.
34. Jedec Standard 99, A. 01, "Terms, definitions, and letter symbols for microelectronic devices", 2000.
35. EBU Technical Information I15-1998, "Testing for conformity with ITU-R recommendations BT.601 and BT.656", 1998.
36. IEEE Standard 1241, "IEEE Standard for terminology an test methods for analog-to-digital converters", 2000.