Mismatch and dynamic modeling of current sources in current-steering CMOS D/A converters: An extended design procedure

IEEE Transactions on Circuits and Systems I: Regular Papers

Volumn 51, Issue 1, 2004, Pages 159-169

  Albiol, Miquel ^a   González, José Luis ^a   Alarcón, Eduard ^a  

^a UNIVERSITAT POLITÈCNICA DE CATALUNYA   (Spain)

Author keywords

[No Author keywords available]

Indexed keywords

CMOS INTEGRATED CIRCUITS; COMPUTER SIMULATION; DIGITAL INTEGRATED CIRCUITS; DIGITAL TO ANALOG CONVERSION; ELECTRIC CONVERTERS; ELECTRIC CURRENTS; MATHEMATICAL MODELS; MONTE CARLO METHODS; STATISTICAL METHODS; TOPOLOGY; TRANSIENTS; TRANSISTORS;

CURRENT SOURCE CELL TOPOLOGIES; CURRENT SOURCE SWITCHING; CURRENT STEERING CONVERTERS; MIXED ANALOG-DIGITAL INTEGRATED CIRCUITS; TRANSIENT ANALYSIS; TRANSISTORS DESIGN;

INTEGRATED CIRCUIT LAYOUT;

EID: 4644231895     PISSN: 10577122     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCSI.2003.821287     Document Type: Article

References (16)

1. M. Gustavsson, J. Wikner, and N. Tan, CMOS Data Converters for Communications. Boston, MA: Kluwer, 2000.
2. A. Van den Bosch, M. Steyaert, and W. Sansen, "SFDR-Bandwidth limitations for high speed high resolution current steering CMOS D/A converters," in Proc. IEEE Int. Conf. Electronics, Circuits and Systems (ICECS), Sept. 1999, pp. 1193-1196.
3. P. Hendriks, "Specifying communication DAC's," IEEE Spectrum, pp. 58-69, July 1997.
4. Y. Cong and R. L. Geiger, "Switching sequence optimization for gradient error compensation in thermometer-decoded DAC arrays," IEEE Trans. Circuits Syst. II, vol. 47, pp. 585-595, July 2000.
5. J. Vandenbussche, G. Van der Plas, W. Daems, A. Van den Bosch, G. Gielen, M. Steyaert, and W. Sansen, "Systematic design of high-accuracy current-steering D/A converter macrocell for integrated VLSI systems," IEEE Trans. Circuits Syst. II, vol. 48, pp. 300-309, Mar. 2001.
6. 2," IEEE J. Solid-State Circuits, vol. 33, pp. 1948-1958, Feb. 1998.
7. J. L. González and E. Alarcón, "Clock-Jitter induced distortion in high-speed CMOS switched-current segmented digital-to-analog converters," in Proc. IEEE Int. Symp. Circuits and Systems (ISCAS'01), May 2001, pp. I512-I515.
8. H. Kohno, Y. Nakamura, A. Kondo, H. Amishiro, T. Miki, and K. Okada, "A 350-MHz 8-bit CMOS D/A converter using delayed driving scheme," in Proc. IEEE 1995 Custom Integrated Circuits Conf., 1995, pp. 211-214.
9. 2 random walk CMOS DAC," IEEE J. Solid-State Circuits, vol. 34, pp. 1708-1718, Dec. 1999.
10. J. Bastos, A. M. Marques, M. S. J. Steyaert, and W. Sansen, "A 12-Bit intrinsic accuracy high-speed CMOS DAC," IEEE J. Solid-State Circuits, vol. 33, pp. 1959-1969, Dec. 1998.
11. T. Miki, Y. Nakamura, K. Okada, and Y. Horiba, "Transient analysis of switched current sources," IEICE Trans. Electron., vol. E75-C, no. 3, pp. 288-295, Mar. 1992.
12. M. J. M. Pelgrom, A. C. J. Duinmaijer, and A. P. G. Welbers, "Matching properties of MOS transistors," IEEE J. Solid-State Circuits, vol. 24, pp. 1433-1440, May 1989.
13. A. Van den Bosch, M. Steyaert, and W. Sansen, "An accurate statistical yield model for CMOS current-steering D/A converters," in Proc. IEEE Int. Symp. Circuits and Systems (ISCAS), May 2000, pp. IV105-IV108.
14. A. J. David and K. Martin, Analog Integrated Circuit Design. New York: Wiley, 1997.
15. M. Albiol, J. L. González, and E. Alarcón, "Improved current-source sizing for high-speed high-accuracy current steering D/A converters," in Proc. IEEE Int. Symp. Circuits and Systems (ISCAS), Bangkok, Thailand, May 2003, pp. 837-840.
16. M. Albiol, "Design and implementation of a high-performance digital-analog converter in 0.35 μm CMOS technology for communications applications," Master's thesis, Barcelona Telecommun. School (ETSETB), Univ. Politècnica de Catalunya (UPC), 2002.