Stable high-order delta-sigma digital-to-analog converters

IEEE Transactions on Circuits and Systems I: Regular Papers

Volumn 51, Issue 1, 2004, Pages 200-205

  Kiss, Peter ^a   Arias, Jesus ^b   Li, Dandan ^a   Boccuzzi, Vito ^a  

^a AGERE SYSTEMS   (United States)

^b UNIVERSITY OF VALLADOLID   (Spain)

Author keywords

[No Author keywords available]

Indexed keywords

DELTA SIGMA MODULATION; MATHEMATICAL MODELS; MODULATORS; NUMERICAL ANALYSIS; TRANSFER FUNCTIONS;

DATA CONVERSION; ERROR FEEDBACK;

INTEGRATED CIRCUIT LAYOUT;

EID: 4644303664     PISSN: 10577122     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCSI.2003.821283     Document Type: Article

References (24)

1. S. R. Norsworthy, R. Schreier, and G. C. Temes, Eds., Delta-Sigma Data Converters: Theory, Design, and Simulation. New York: IEEE Press, 1996.
2. R. Schreier, "An empirical study of high-order single-bit delta-sigma modulators," IEEE Trans. Circuits Syst. II, vol. 40, pp. 461-466, Aug. 1993.
3. S. H. Ardalan and J. J. Paulos, "An analysis of nonlinear behavior in delta-sigma modulators," IEEE Trans. Circuits Syst., vol. CAS-34, pp. 593-603, June 1987.
4. W. L. Lee, "A novel higher-order interpolative modulator topology for high resolution oversampling A/D converters," Master's thesis, Massachusetts Inst. of Technol., Cambridge, June 1987.
5. T. Ritoniemi, T. Karema, and H. Tenhunen, "The design of stable high order 1-bit sigma-delta modulators," in Proc. IEEE Int. Symp. Circuits Syst., May 1990, pp. 3267-3270.
6. R. Schreier and Y. Yang, "Stability tests for single-bit sigma-delta modulators with second-order FIR noise transfer functions," in Proc. IEEE Int. Symp. Circuits Syst., May 1992, pp. 1316-1319.
7. S. R. Norsworthy, "Optimal nonrecursive noise shaping filters for over-sampling data converters. Part 1: theory," in Proc. IEEE Int. Symp. Circuits Syst., May 1993, pp. 1353-1356.
8. B. Zhang, M. Goodson, and R. Schreier, "Invariant sets for general second-order low-pass delta-sigma modulators with DC inputs," in Proc. IEEE Int. Symp. Circuits Syst., May 1994, pp. VI.1-VI.6.
9. L. Risbo, "On the design of tone-free sigma-delta modulators," IEEE Trans. Circuits Syst. II, vol. 42, pp. 52-55, Jan. 1995.
10. J. A. E. P. van Engelen, R. J. van de Plassche, E. Stikvoort, and A. G. Venes, "A sixth-order continuous-time bandpass sigma-delta modulator for digital radio IF," IEEE J. Solid-State Circuits, vol. 34, pp. 1753-1764, December 1999.
11. T. Zourntos and D. A. Johns, "Variable-structure compensation of delta-sigma modulators: stability and performance," IEEE Trans. Circuits Syst. I, vol. 49, no. 1, pp. 41-53, January 2002.
12. C. D. Thompson and S. R. Bernadas, "A digitally-corrected 20b delta-sigma modulator," in Dig. IEEE Int. Solid-State Circuits Conf., February 1994, pp. 194-195.
13. D. A. Kerth, D. B. Kasha, T. G. Mellissionos, D. S. Piasecki, and E. J. Swanson, "A 120 dB linear switched-capacitor delta-sigma modulator," in Dig. IEEE Int. Solid-State Circuits Conf., Feb. 1994, pp. 196-197.
14. W. Rhee, A. Ali, and B. Song, "A 1.1 GHz CMOS fractional-N frequency synthesizer with a 3b 3rd-order delta-sigma modulator," in Dig. IEEE Int. Solid-State Circuits Conf., Feb. 2000, pp. 198-199.
15. H. G. Musmann and W. Korte, "Generalized Interpolative Method for Digital/Analog Conversion of PCM Signals," U.S. Patent 4 467 316, Aug. 21, 1984.
16. P. J. Naus, E. C. Dijkmans, E. F. Stikvoort, A. J. McKnight, D. J. Holland, and W. Bradinal, "A CMOS stereo 16-bit D/A converter for digital audio," IEEE J. Solid-State Circuits, vol. 22, pp. 390-395, June 1987.
17. S. Willingham, M. Perrott, B. Setterberg, A. Grzegorek, and B. McFarland, "An integrated 2.5 GHz delta-sigma frequency synthesizer with 5 μs settling anal 2 Mb/s closed loop modulation," in Dig. IEEE Int. Solid-State Circuits Conf., Feb. 2000, pp. 200-201.
18. P. Kiss, J. Arias, and D. Li, "Stable high-order delta-sigma DACs," in Proc. IEEE Int. Symp. Circuits Syst., vol. 1, May 2003, pp. 985-988.
19. Y. Matsuya, K. Uchimura, A. Iwata, T. Kobayashi, M. Ishikawa, and T. Yoshitome, "A 16-bit oversampling A-to-D conversion technology using triple-integration noise shaping," IEEE J. Solid-State Circuits, vol. 22, pp. 929-934, Dec. 1987.
20. M. H. Perrott, T. L. Tewksbury, and C. G. Sodini, "A 27-mW CMOS fractional-N synthesizer using digital compensation for 2.5-Mb/s GFSK modulation," IEEE J. Solid-State Circuits, vol. 32, pp. 2048-2060, Dec. 1997.
21. N. M. Filiol, T. A. D. Riley, C. Plett, and M. A. Copeland, "An agile ISM band frequency synthesizer with built-in GMSK data modulation," IEEE J. Solid-State Circuits, vol. 33, pp. 998-1008, July 1998.
22. The delta-sigma Toolbox for Matlab, Matlab Code and Documentation, R. Schreier. (1997-2003). [Online]. Available: http://www.math-works.com/matlabcentral/fileexchange
23. R. T. Baird and T. S. Fiez, "Improved delta-sigma DAC linearity using data weighted averaging," in Proc. IEEE Int. Symp. Circuits Syst., vol. 1, May 1995, pp. 13-16.
24. O. Mencer, M. Platzner, M. Morf, and M. Flynn, "Object-oriented domain-specific compilers for programming FPGAs," IEEE Trans. VLSI Syst., vol. 9, pp. 205-210, Feb. 2001.