Zombie memory: Extending memory lifetime by reviving dead blocks

Proceedings - International Symposium on Computer Architecture

Volumn , Issue , 2013, Pages 452-463

  Azevedo, Rodolfo ^a   Davis, John D ^b   Strauss, Karin ^b   Gopalan, Parikshit ^b   Manasse, Mark ^b   Yekhanin, Sergey ^b  

^a UNIVERSITY OF CAMPINAS   (Brazil)

^b MICROSOFT RESEARCH   (United States)

Author keywords

Drift Tolerance; Error Correction; Phase Change Memory

Indexed keywords

ERROR CORRECTION; PHASE CHANGE MEMORY;

CORRECTION MECHANISM; MANAGEMENT FRAMEWORKS; MEMORY TECHNOLOGY; MULTI LEVEL CELL (MLC); PHASE CHANGE MEMORY (PCM); SINGLE LEVEL CELLS; TARGET TECHNOLOGY; WORKING MEMORY;

MEMORY ARCHITECTURE;

EID: 84881174666     PISSN: 10636897     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/2485922.2485961     Document Type: Conference Paper

References (40)

1. S. Ahn et al., "Highly manufacturable high density phase change memory of 64mb and beyond," in Electron Devices Meeting, 2004. IEDM Technical Digest. IEEE International, Dec. 2004, pp. 907-910.
2. N. Alon and S. Lovett, "Almost k-wise vs. k-wise independent permutations and uniformity for general group actions," in International Workshop on Randomization and Computation (RANDOM), 2012.
3. G. Atwood, "The evolution of phase change memory," Micron, Tech. Rep., 2010.
4. A. Barg and A. Mazumdar, "Codes in permutations and error correction for rank modulation," IEEE Transactions on Information Theory, Vol. 56, no. 7, pp. 3158-3165, July 2010.
5. G. W. Burr et al., "Phase change memory technology," Journal of Vacuum Science and Technology B, Vol. 28, no. 2, pp. 223-262, 2010.
6. S. Cho and H. Lee, "Flip-n-write: a simple deterministic technique to improve pram write performance, energy and endurance," in Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture, Dec. 2009.
7. R. Datta and N. A. Touba, "Designing a fast and adaptive error correction scheme for increasing the lifetime of phase change memories," in VLSI Test Symposium, 2011.
8. J. D. Davis et al., "Supplement to Zombie Memory: Extending memory lifetime by reviving dead blocks," Technical Report: MSR-TR-2013-47, Microsoft Research Silicon Valley, 2013.
9. A. Gabizon and R. Shaltiel, "Invertible zero-error dispersers and defective memory with stuck-at errors," in International Workshop on Randomization and Computation (RANDOM), 2012.
10. J. L. Henning, "SPEC CPU2006 benchmark descriptions," ACM Computer Architecture News, Vol. 34, no. 4, Sep. 2006, http://www.spec.org/ cpu2006/publications/CPU2006benchmarks.pdf.
11. E. Horowitz, "Modular arithmetic and finite field theory: A tutorial," in Proceedings of the second ACM Symposium on Symbolic and Algebraic Manipulation, ser. SYMSAC '71. New York, NY, USA: ACM, 1971, pp. 188-194. [Online]. Available: http://doi.acm.org/10.1145/800204.806287
12. Y. Hwang et al., "Full integration and reliability evaluation of phase-change RAM based on 0.24um-cmos technologies," in 2003 Symposium on VLSI Technology, Jun. 2003.
13. D. Ielmini et al., "Physical interpretation, modeling and impact on phase change memory (PCM) reliability of resistance drift due to chalcogenide structural relaxation," in Electron Devices Meeting, 2007. IEDM 2007. IEEE International, dec. 2007, pp. 939-942.
14. -, "Recovery and drift dynamics of resistance and threshold voltages in phase-change memories," Electron Devices, IEEE Transactions on, Vol. 54, no. 2, pp. 308-315, feb. 2007.
15. E. Ipek et al., "Dynamically replicated memory: building reliable systems from nanoscale resistive memories," in Proceedings of the 15th International Conference on Architectural Support for Programming Languages and Operating Systems, Mar. 2010.
16. ITRS, "Emerging research devices," International Technology Roadmap for Semiconductors, Tech. Rep., 2009.
17. A. N. Jacobvitz et al., "Coset coding to improve the lifetime of memory," in IEEE 19th International Symposium on High Performance Computer Architecture (HPCA), 2013.
18. A. Jiang et al., "Rank modulation for flash memories," Information Theory, IEEE Transactions on, Vol. 55, no. 6, 2009.
19. A. V. Kuznetsov and B. S. Tsybakov, "Coding in a memory with defective cells," Problems of Information Transmission, Vol. 10, no. 2, pp. 132-138, 1974.
20. B. C. Lee et al., "Architecting phase change memory as a scalable dram alternative," in Proceedings of the 36th Annual International Symposium on Computer Architecture, Jun. 2009.
21. C.-K. Luk et al., "Pin: building customized program analysis tools with dynamic instrumentation," in Proceedings of the 2005 ACM SIGPLAN Conference on Programming Language Design and Implementation, Jun. 2005.
22. F. J. MacWilliams and N. J. A. Sloane, The Theory of Error Correcting Codes. Amsterdam, New York: North Holland, 1977.
23. N. Papandreou et al., "Drift-tolerant multilevel phase-change memory," in Proceedings of the 3rd IEEE International Memory Workshop, May 2011, pp. 1-4.
24. M. K. Qureshi, "Pay-as-You-Go: Low overhead hard-error correction for phase change memories," in Proceedings of the 44th International Symposium on Microarchitecture, 2011.
25. M. K. Qureshi et al., "Enhancing lifetime and security of pcm-based main memory with start-gap wear leveling," in Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture, Dec. 2009.
26. -, "Scalable high performance main memory system using phase-change memory technology," in Proceedings of the 36th Annual International Symposium on Computer Architecture, Jun. 2009.
27. -, "Morphable memory system: a robust architecture for exploiting multi-level phase change memories," in Proceedings of the 37th Annual International Symposium on Computer Architecture, Jun. 2010.
28. D. Ralph and M. Stiles, "Spin transfer torques," Journal of Magnetism and Magnetic Materials, Vol. 320, no. 7, pp. 1190-1216, 2008. [Online]. Available: http://www.sciencedirect.com/science/article/pii/ S0304885307010116.
29. S. Raoux et al., "Phase-change random access memory: a scalable technology," IBM Journal of Research and Development, Vol. 52, pp. 465-479, Jul. 2008.
30. S. Schechter et al., "Use ecp, not ecc, for hard failures in resistive memories," in Proceedings of the 37th Annual International Symposium on Computer Architecture, Jun. 2010.
31. N. H. Seong et al., "SAFER: Stuck-at-fault error recovery for memories," in Proceedings of the 43rd Annual IEEE/ACM International Symposium on Microarchitecture, Dec. 2010.
32. -, "Security refresh: prevent malicious wear-out and increase durability for phase-change memory with dynamically randomized address mapping," in Proceedings of the 37th Annual International Symposium on Computer Architecture, Jun. 2010.
33. D. B. Strukov et al., "The missing memristor found," Nature, Vol. 453, pp. 80-83, 2008.
34. B. S. Tsybakov, "Additive group codes for defect correction," Problems of Information Transmission, Vol. 11, no. 1, pp. 88-90, 1975.
35. B.-D. Yang et al., "A low power phase-change random access memory using a data-comparison write scheme," in IEEE International Symposium on Circuits and Systems, May 2007.
36. Y. Yehezkeally and M. Schwartz, "Snake-in-the-box codes for rank modulation," Information Theory, IEEE Transactions on, Vol. 58, no. 8, Aug 2012.
37. D. H. Yoon et al., "FREE-p: Protecting non-volatile memory against both hard and soft failures," in Proceedings of the 17th Symposium on High Performance Computer Architecture, 2011.
38. W. Zhang and T. Li, "Characterizing and mitigating the impact of process variations on phase change based memory systems," in Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture, Dec. 2009.
39. -, "Exploring phase change memory and 3d die-stacking for power/thermal friendly, fast and durable memory architectures," in Proceedings of the 18th International Conference on Parallel Architectures and Compilation Techniques, Sep. 2009.
40. P. Zhou et al., "A durable and energy efficient main memory using phase change memory technology," in Proceedings of the 36th Annual International Symposium on Computer Architecture, Jun. 2009.