Coset coding to extend the lifetime of memory

Proceedings - International Symposium on High-Performance Computer Architecture

Volumn , Issue , 2013, Pages 222-233

  Jacobvitz, Adam N ^a   Calderbank, Robert ^a   Sorin, Daniel J ^a  

^a DUKE UNIVERSITY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

COSET CODING; LIFETIME RELIABILITY; MEMORY TECHNOLOGY; ONE-TO-MANY MAPPING; PHASE CHANGE MEMORY (PCM); WRITE OPERATIONS;

COMPUTER ARCHITECTURE; SUPERCOMPUTERS;

VECTORS;

EID: 84880310473     PISSN: 15300897     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/HPCA.2013.6522321     Document Type: Conference Paper

References (30)

1. R. Ahlswede and Z. Zhang, "Coding for Write-Efficient Memory," Information and Computation, vol. 83, no. 1, pp. 80-97, Oct. 1989.
2. N. Binkert et al., "The Gem5 Simulator," Computer Architecture News, 39(1), Aug. 2011.
3. G. W. Burr et al., "Phase change memory technology," Journal of Vacuum Science & Technology B: Microelectronics and Nanometer Structures, 28(2), 2010.
4. A. R. Calderbank and N. J. A. Sloane, "New Trellis Codes Based on Lattices and Cosets," IEEE Trans. Info. Theory, vol. 33, 1987.
5. S. Cho and H. Lee, "Flip-N-Write: A Simple Deterministic Technique to Improve PRAM Write Performance, Energy and Endurance," in Proceedings of the 42nd Annual Int'l Symp. on Microarchitecture, 2009.
6. G. D. Forney, "Coset Codes. I. Introduction and Geometrical Classification," IEEE Trans. Information Theory, 34(5), Sep. 1988.
7. G. D. Forney, "Coset Codes. II. Binary Lattices and Related Codes," IEEE Trans. Information Theory, 34(5), Sep. 1988.
8. G. D. Forney, "Trellis Shaping," Information Theory, IEEE Transactions on, vol. 38, no. 2, Mar. 1992.
9. E. Ipek et al., "Dynamically Replicated Memory: Building Reliable Systems from Nanoscale Resistive Memories," in Proc. of the Int'l Conf. on Architectural Support for Programming Languages and Operating Systems, 2010.
10. A. Jagmohan, M. Franceschini, and L. Lastras, "Write Amplification Reduction in NAND Flash Through Multi-Write Coding," in IEEE 26th Symp on Mass Storage Systems and Technologies (MSST), 2010.
11. A. Jagmohan et al., "Coding for Multilevel Heterogeneous Memories," in IEEE Int'l Conference on Communications, 2010.
12. Y. Joo, D. Niu, X. Dong, G. Sun, N. Chang, and Y. Xie, "Energy-and Endurance-Aware Design of Phase Change Memory Caches," in Proc. of Conf. on Design, Automation & Test in Europe, 2010.
13. G. Keshet, Y. Steinberg, and N. Merhav, "Channel Coding in the Presence of Side Information," Found. Trends Commun. Inf. Theory, vol. 4, no. 6, Jun. 2008.
14. L. A. Lastras-Montaño et al., "On the Lifetime of Multilevel Memories," in Proc. of the IEEE Int'l Symposium on Information Theory-Volume 2, 2009.
15. B. C. Lee, E. Ipek, O. Mutlu, and D. Burger, "Architecting Phase Change Memory as a Scalable DRAM Alternative," in Proceedings of the 36th Int'l Symposium on Computer Architecture, 2009.
16. R. Melhem, R. Maddah, and S. Cho, "RDIS: A Recursively Defined Invertible Set Scheme to Tolerate Multiple Stuck-At Faults in Resistive Memory," in 42nd Annual IEEE/IFIP International Conference on Dependable Systems and Networks (DSN).
17. Micron Technology, Inc., "P8P Parallel Phase Change Memory (PCM) NP8P128A13B1760E." Micron, 2005.
18. Nangate Development Team, "Nangate 45nm Open Cell Library." 2012.
19. M. K. Qureshi, "Pay-As-You-Go: Low-Overhead Hard-Error Correction for Phase Change Memories," in Proceedings of the 44th Annual International Symposium on Microarchitecture, 2011.
20. M. K. Qureshi et al., "Enhancing Lifetime and Security of PCM-Based Main Memory with Start-Gap Wear Leveling," in Proceedings of the 42nd Annual Int'l Symposium on Microarchitecture, 2009.
21. M. K. Qureshi, V. Srinivasan, and J. A. Rivers, "Scalable High Performance Main Memory System Using Phase-Change Memory Technology," in Proceedings of the 36th Annual International Symposium on Computer Architecture, 2009.
22. I. Reed, "A Class of Multiple-Error-Correcting Codes and the Decoding Scheme," IRE Professional Group on Information Theory, vol. 4, no. 4, pp. 38-49, Sep. 1954.
23. S. Schechter, G. H. Loh, K. Strauss, and D. Burger, "Use ECP, Not ECC, for Hard Failures in Resistive Memories," in Proc. of the 37th Annual Int'l Symposium on Computer Architecture, 2010.
24. N. H. Seong, D. H. Woo, and H.-H. S. Lee, "Security Refresh: Prevent Malicious Wear-Out and Increase Durability for Phase-Change Memory with Dynamically Randomized Address Mapping," in Proc. 37th Int'l Symp. on Computer Architecture, 2010.
25. N. H. Seong et al., "SAFER: Stuck-At-Fault Error Recovery for Memories," in 43rd Annual International Symposium on Microarchitecture, 2010.
26. B.-D. Yang et al., "A Low Power Phase-Change Random Access Memory using a Data-Comparison Write Scheme," in Proc. of the IEEE International Symposium on Circuits and Systems, 2007.
27. D. H. Yoon et al., "FREE-p: Protecting Non-Volatile Memory Against Both Hard and Soft Errors," in Proc. of the International Symposium on High-Performance Computer Architecture, 2011.
28. W. Zhang and T. Li, "Characterizing and Mitigating the Impact of Process Variations on Phase Change Based Memory Systems," in Proc. of the 42nd Annua Int'l Symposium on Microarchitecture.
29. P. Zhou et al., "A Durable and Energy Efficient Main Memory Using Phase Change Memory Technology," in Proc. 36th Int'l Symp. on Computer Architecture, 2009.
30. International Technology Roadmap for Semiconductors, 2007 Edition, Process Integration, Devices, and Structures. 2007.