Flip-N-write: A simple deterministic technique to improve PRAM write performance, energy and endurance

Proceedings of the Annual International Symposium on Microarchitecture, MICRO

Volumn , Issue , 2009, Pages 347-357

  Cho, Sangyeun ^a   Lee, Hyunjin ^a  

^a UNIVERSITY OF PITTSBURGH   (United States)

Author keywords

Memory write performance; Phase change memory

Indexed keywords

DETERMINISTIC TECHNIQUE; LOW-POWER OPERATION; NONVOLATILITY; PHASE-CHANGE RANDOM ACCESS MEMORY; POWER CONSTRAINTS; PRODUCTION LEVEL; PROGRAMMABILITY; SINGLE-BIT; VALUE OF IT; WRITE OPERATIONS;

DURABILITY; FLASH MEMORY; RANDOM ACCESS STORAGE;

PHASE CHANGE MEMORY;

EID: 76749099329     PISSN: 10724451     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1669112.1669157     Document Type: Conference Paper

References (25)

1. S. J. Ahn et al. "Highly Manufacturable High Density Phase Change Memory of 64Mb and Beyond," Proc. Int'l Electron Devices Meeting (IEDM), May 2004.
2. F. Bedeschi et al. "A Multi-Level-Cell Bipolar-Selected Phase-Change Memory," Proc. IEEE Int'l Solid-State Circuits Conf. (ISSCC), February 2008.
3. S. Cho, S. Demetriades, S. Evans, L. Jin, H. Lee, K. Lee, and M. Moeng. "TPTS: A Novel Framework for Very Fast Manycore Processor Architecture Simulation," Proc. Int'l Conf. Parallel Processing (ICPP), September 2008.
4. M. R. Guthaus et al. "MiBench: A Free, Commercially Representative Embedded Benchmark Suite," Proc. Annual Workshop Workload Characterization (WWC), December 2001.
5. S. Hanzawa et al. "A 512kB Embedded Phase Change Memory with 416kB/s Write Throughput at 100ìA Cell Write Current," Proc. IEEE Int'l Solid-State Circuits Conf. (ISSCC), February 2007.
6. Intel. Intel Atom Processor, http://www.intel.com/technology/atom/ .
7. S. Kang et al. "A 0.1ìm 1.8V 256Mb 66MHz Synchronous Burst PRAM," Proc. IEEE Int'l Solid-State Circuits Conf. (ISSCC), February 2006.
8. S. V. Kumar, C. H. Kim, and S. S. Sapatnekar. "Impact of NBTI on SRAM Read Stability and Design for Reliability," Proc. Int'l Symp. Quality Electronic Design (ISQED), March 2006.
9. S. Lai. "Current status of the phase change memory and its future," Proc. Int'l Electron Devices Meeting (IEDM), May 2003.
10. C. Lam. "Cell Design Considerations for Phase Change Memory as a Universal Memory," Proc. Symp. VLSI Technology, Systems and Applications (VLSI-TSA), April 2008.
11. B. C. Lee, E. ÿIpek, D. Burger, and O. Mutlu. "Architecting Phase Change Memory as a Scalable DRAM Alternative," Proc. Int'l Symp. Computer Architecture (ISCA), June 2009.
12. K.-J. Lee et al. "A 90nm 1.8V 512Mb Diode-Switch PRAM with 266MB/s Read Throughput," Proc. IEEE Int'l Solid-State Circuits Conf. (ISSCC), February 2007.
13. C.-K. Luk et al. "Pin: Building Customized Program Analysis Tools with Dynamic Instrumentation," Proc. Int'l Conf. Programming Languages Design and Implementation (PLDI), June 2005.
14. A. Moshovos, B. Falsa., F. N. Najm, and N. Azizi. "A Case for Asymmetric-Cell Cache Memories," IEEE Trans. Very Large Scale Integration Systems (TVLSI), 13(7), July 2005.
15. M. Mouthaan. "Mass production phase-change RAM in June," http://www.hardware.info, May 2009.
16. Nero AG. http://www.nero.com.
17. New York Times. Pictures of the Day, http://www.nytimes.com/pages/ multimedia/.
18. Numonix. "The basics of phase change memory (PCM) technology," Technical White Paper, http://www.numonyx.com/Documents/WhitePapers/PCM-Basics- WP.pdf, 2008.
19. M. K. Qureshi, V. Srinivasan, and J. A. Rivers. "Scalable High Performance Main Memory System Using Phase-Change Memory Technology," Proc. Int'l Symp. Computer Architecture (ISCA), June 2009.
20. S. Raoux et al. "Phase-change random access memory: A scalable technology." IBM J. Res. & Dev., 52(4/5), July/September 2008.
21. B. Sinharoy et al. "POWER5 system microarchitecture," IBM J. Res. & Dev., 49(4/5), July/September 2005.
22. Standard Performance Evaluation Corporation. http://www.specbench.org.
23. S. C. Woo, M. Ohara, E. Torrie, J. P. Singh, and A. Gupta. "The SPLASH-2 Programs: Characterization and Methodological Considerations," Proc. Int'l Symp. Computer Architecture (ISCA), June 1995.
24. B.-D. Yang et al. "A Low Power Phase-Change Random Access Memory using a Data-Comparison Write Scheme," Proc. IEEE Int'l Symp. Circuits and Systems (ISCAS), May 2007.
25. P. Zhou, B. Zhao, J. Yang, and Y. Zhang. "A Durable and Energy E.cient Main Memory Using Phase Change Memory Technology," Proc. Int'l Symp. Computer Architecture (ISCA), June 2009.