Robust near-threshold design with fine-grained performance tunability

IEEE Transactions on Circuits and Systems I: Regular Papers

Volumn 59, Issue 8, 2012, Pages 1815-1825

  Kakoee, Mohammad Reza ^a   Benini, Luca ^a  

^a UNIVERSITY OF BOLOGNA   (Italy)

Author keywords

Low power design; near threshold computing; post silicon tuning; robust design; variability

Indexed keywords

BENCHMARKING; ECONOMIC AND SOCIAL EFFECTS; ELECTRIC POWER SUPPLIES TO APPARATUS; THRESHOLD VOLTAGE;

LOW-POWER DESIGN; NEAR-THRESHOLD COMPUTING; POST-SILICON TUNING; ROBUST DESIGNS; VARIABILITY;

COMPUTER CIRCUITS;

EID: 84864559441     PISSN: 15498328     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCSI.2011.2180440     Document Type: Article

References (34)

1. B. Calhoun, A. Wang, and A. Chandrakasan, "Modeling and sizing for minimum energy operation in subthreshold circuits," IEEE J. Solid-State Circuits, vol. 40, no. 9, pp. 1778-1786, Sep. 2005.
2. R. Gonzalez, B. M. Gordon, and M. A. Horowitz, "Supply and threshold voltage scaling for low power CMOS," IEEE J. Solid-State Circuits, vol. 32, no. 8, pp. 1210-1216, Aug. 1997.
3. A. Tajalli and Y. Leblebici, "Design trade-offs in ultra-low-power digital nanoscale CMOS," IEEE Trans. Circuits Syst. I, vol. PP, no. 99, pp. 1-12, Mar. 2011.
4. A. Wang and A. Chandrakasan, "A 180 mV FFT processor using sub-threshold circuit techniques," in IEEE ISSCC Dig., 2004, pp. 292-295.
5. C. Kim, H. Soeleman, and K. Roy, "Ultra-low-power DLMS adaptive filter for hearing aid applications," IEEE Trans. VLSI Syst., vol. 11, no. 6, pp. 1058-1067, Dec. 2003.
6. B. Zhai et al., "Energy efficient subthreshold processor design," IEEE Trans. VLSI Syst., vol. 17, no. 8, pp. 1127-1137, Aug. 2009.
7. D. Bol et al., "Technology flavor selection and adaptive techniques for timing-constrained 45 nm subthreshold circuits," in Proc. ISLPED, 2009, pp. 21-26.
8. D. Markovic et al., "Ultralow-power design in near-threshold region," Proc. IEEE, vol. 98, no. 2, pp. 237-252, Feb. 2010.
9. B. Zhai et al., "Theoretical and practical limits of dynamic voltage scaling," in Proc. ACM/IEEE DAC, 2004, pp. 868-873.
10. R. G. Dreslinski et al., "Near-threshold computing: Reclaiming Moore's law through energy efficient integrated circuits," Proc. IEEE, vol. 98, no. 2, pp. 253-266, Feb. 2010.
11. B. Zhai et al., "Energy efficient near-threshold chip multi-processing," in Proc. ISLPED, 2007, pp. 32-37.
12. R. Dreslinski et al., "An energy efficient parallel architecture using near threshold operation," in Proc. IEEE PACT, Romania, 2007, pp. 175-185.
13. Y. Pu et al., "An ultra-low-energy/frame multi-standard JPEG co-processor in 65 nm CMOS with sub/near-threshold power supply," in IEEE ISSCC Dig., 2009, pp. 146-147.
14. B. Nezamfar et al., "Energy-performance tunable logic," in Proc. IEEE CICC, 2009, pp. 183-186.
15. S. Sakiyama et al., "An on-chip high-efficiency and low-noise DC/DC converter using divided switches with current control technique," in IEEE ISSCC Dig., 1999, pp. 156-158.
16. S. Zhou and Gabriel, "A high efficiency, soft switching DC-DC converter with adaptive current-ripple control for portable applications," IEEE Trans. Circuits Syst., vol. 53, no. 4, pp. 319-323, Apr. 2006.
17. T. Hirose et al., "Power-supply circuits for ultralow-power sub-threshold MOS-LSIs," IEICE Electronics Express, vol. 3, no. 22, pp. 464-468, Nov. 2006.
18. H. Wu et al., "Post-placement voltage island generation under performance requirement," IEEE/ACM ICCAD, pp. 309-316, 2005.
19. H. Wu et al., "Timing-constrained and voltage-island-aware voltage assignment," ACM/IEEE DAC, pp. 429-432, 2006.
20. H. Wu and M. Wong, "Improving voltage assignment by outlier detection and incremental placement," ACM/IEEE DAC, pp. 459-464, 2007.
21. D. E. Lackey et al., "Managing power and performance for system-on-chip designs using voltage islands," ACM/IEEE ICCAD, pp. 195-202, 2002.
22. J. Hu, "Architecting voltage islands in core-based system-on-a-chip designs," Proc. ISLPED, pp. 180-185, 2004.
23. D. Bertozzi, S. Bonesi, L. Benini, and E. Macii, "Process variation tolerant pipeline design through a placement-aware multiple voltage island design style," ACM/IEEE DATE, pp. 967-972, 2008.
24. A. Ghosh et al., "A centralized supply voltage and local body bias-based compensation approach to mitigate within-die process variation," Proc. ISLPED, pp. 45-50, 2009.
25. M. Anis and M. Elmasry, Multi-Threshold CMOS Digital Circuits, Managing Leakage Power. Norwell, MA: Kluwer, 2003.
26. B. H. Calhoun et al., "A leakage reduction methodology for distributed MTCMOS," IEEE J. Solid-State Circuits, vol. 39, no. 5, pp. 818-826, May 2004.
27. K. Michael et al., Low Power Methodology Manual for System on Chip Design. New York: Springer, 2007.
28. N. Verma et al., "Nanometer MOSFET variation in minimum energy subthreshold circuits," IEEE Trans. Electron Devices, vol. 55, no. 1, pp. 163-174, Jan. 2008.
29. S. H. Frederick and J. L. Gerald, Introduction to Operations Research, 8th ed. New York: McGraw-Hill.
30. S. Kulkarni, D. Sylvester, and D. Blaauw, "Design-time optimization of post-silicon tuned circuits using adaptive body bias," IEEE Trans. Computer-Aided Design Integr. Circuits Syst., vol. 27, no. 3, pp. 481-494, Mar. 2008.
31. B. Datta and W. Burleson, "A resolution sub-threshold based digital process-sensing circuit in 45 nm CMOS," in Proc. ACM Great Lakes Symp. VLSI, GLSVLSI, May 2011, pp. 133-138.
32. S. Das, C. Tokunaga, S. Pant, W.-H. Ma, S. Kalaiselvan, K. Lai, D. M. Bull, and D. Blaauw, "RazorII: In situ error detection and correction for PVT and SER tolerance," IEEE J. Solid-State Circuits, vol. 44, no. 1, pp. 32-48, Jan. 2009.
33. R. Rao, K. Jenkins, and J. Kim, "A completely digital on-chip circuit for local random variability measurement," in IEEE ISSCC Dig., Feb. 2008, pp. 412-623.
34. M. Meterelliyoz, P. Song, F. Stellari, J. Kulkarni, and K. Roy, "A high sensitivity process variation sensor utilizing subthreshold operation," in Proc. IEEE CICC, Sep. 2008, pp. 125-128.