Energy efficient near-threshold chip multi-processing

Proceedings of the International Symposium on Low Power Electronics and Design

Volumn , Issue , 2007, Pages 32-37

  Zhai, Bo ^a   Dreslinski, Ronald G ^a   Blaauw, David ^a   Mudge, Trevor ^a   Sylvester, Dennis ^a  

^a UNIVERSITY OF MICHIGAN   (United States)

Author keywords

CMP; Energy efficient; Near threshold; Subthreshold

Indexed keywords

CMP; NEAR THRESHOLD; SUBTHRESHOLD;

BENCHMARKING; DIGITAL CIRCUITS; ENERGY EFFICIENCY; MICROPROCESSOR CHIPS; THRESHOLD VOLTAGE;

MULTIPROCESSING SYSTEMS;

EID: 36949010083     PISSN: 15334678     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1283780.1283789     Document Type: Conference Paper

References (17)

1. B. Zhai, L. Nazhandali, et al., "A 2.60pJ/Inst Subthreshold Sensor Processor for Optimal Energy Efficiency", IEEE VLSI Technology and Circuits, 2006
2. A. Wang, A. Chandrakasan, "A 180mV FFT processor using subthreshold circuits techniques", IEEE ISSCC 2004
3. B. Zhai, D. Blaauw, et al., "Theoretical and practical limits of dynamic voltage scaling", DAC2004
4. B. Calhoun, A. Chandrakasan, "Characterizing and modeling minimum energy operation for subthreshold circuits," ISLPED 2004
5. S. C. Woo, M. Ohara, et. al. "The SPLASH-2 Programs: Characterization and Methodological Considerations", ACMISCA, 1995.
6. B. Zhai, D. Blaauw, et al., "The Limit of Dynamic Voltage Scaling and Insomniac Dynamic Voltage Scaling", IEEE TVLSI, Nov 2004
7. T. Sakurai and A. Newton, "Alpha-power law MOSFET model and its applications to CMOS inverter delay and other formulas," IEEEJSSC, vol. 25, no. 2, pp. 584-594, Apr. 1990.
8. http://www.arm.com/products/CPUs
9. R. A. Hankins, T. A. Diep, et al., "Scaling and Characterizing Database Workloads: Bridging the Gap between Research and Practice", IEEE/ACMMICRO 2003.
10. B. Zhai, S. Hanson, et al., "Analysis and Mitigation of Variability in Subthreshold Design", IEEE ISLPED, 2005
11. B. Calhoun and A. Chandrakasan, "A 256kb Sub-threshold SRAM in 65nm CMOS", IEEE ISSCC, 2006
12. N. Verma, A. Chandrakasan, "A 65nm 8T Sub-Vt SRAM Employing Sense-Amplifier Redundancy", IEEE ISSCC, 2007
13. T-H. Kim, J. Liu, et al., "A High-Density Subthreshold SRAM with Data-Independent Bitline Leakage and Virtual-Ground Replica Scheme", IEEE ISSCC, 2007
14. B. Zhai, D. Blaauw, et al., "A Sub-200mV 6T SRAM in 0.13um CMOS", IEEE ISSCC, 2007
15. M. J. M. Pelgrom, et al., "Matching properties of MOS transistors," IEEE JSSC, vol. 24, no. 5, pp. 1433-1440, 1989.
16. N. L. Binkert, R. G. Dreslinski, et al., "The M5 Simulator: Modeling Networked Systems.", IEEE Micro, pp. 52-60, 2006
17. N. S. Kim, K. Flautner, et al. "Single-Vdd and Single-Vt Super-Drowsy Techniques for Low-Leakage High-Performance Instruction Caches", IEEE/ACMISLPED, 2004.