Low power methodology manual: For system-on-chip design

Low Power Methodology Manual: For System-On-Chip Design

Volumn , Issue , 2007, Pages 1-300

  Keating, Michael ^a   Flynn, David ^b   Aitken, Robert ^c   Gibbons, Alan ^a   Shi, Kaijian ^a  

^a SYNOPSYS INC   (United States)

^b ARM LTD   (United Kingdom)

^c ARM Inc   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

EID: 84889967690     PISSN: None     EISSN: None     Source Type: Book    
DOI: 10.1007/978-0-387-71819-4     Document Type: Book

References (40)

1. Siva G. Narendra, Anantha Chandrakasan, Leakage in Nanometer CMOS Technologies, Springer, 2006
2. Kaushik Roy, Saibal Mukhopadhyay, and Hamid Mahmoodi-meimand, "Leakage current mechanism and leakage reduction techniques in deep-submicrometer CMOS circuits", Proc. IEEE Vol. 91, No. 2, Feb. 2003
3. C. Neau and K. Roy "Optimal Body Bias Selection for Leakage Improvement and Process Compensation over Different Technology Generations", Proc. ISLPED, 2003
4. Dongwoo Lee, David Blaauw, and Dennis Sylvester, "Gate oxide leakage current analysis and reduction for VLSI circuits", - IEEE Trans. VLSI, Vol. 12, No. 2, Feb. 2004
5. Kiat-Seng Yeo and Kaushik Roy, Low-voltage, Low-power VLSI Subsystems, McGraw-Hill, 2005
6. Enrico Macii, Ultra low-power electronics and design, Kluwer Academic Pub. 2004
7. Jan M. Rabaey and Massound Pedram, Low power design methodologies, Kluwer Academic Pub. 2002
8. Massound Pedram and Jan M. Rabaey, Power aware design methodologies, Kluwer Academic Pub. 2002
9. Kaushik Roy and Sharat C. Prasad, Low-power CMOS VLSI Circuit Design, John Wiley &sons, 2000
10. Gary K. Yeap, Practical low power digital VLSI design, Kluwer Academic Pub. 1998
11. M. Powell, S.-H. Yang, et al., "Gated-Vdd: A circuit technique to reduce leakage in deep-submicron cache memories", in Proc. Int. Symp. Low Power Electronics Design, 2000, pp. 90-95
12. F. Hamzaoglu and M. R. Stan. "Circuit-level techniques to control gate leakage for sub-100nm CMOS", in Proc. Int. Symp. Low Power Electronics and Design, 2002, pp. 60-63
13. Satoshi Shigematsu et al., "A 1-V high-speed MTCMOS circuit scheme for power-down application circuits", IEEE J. Solid-State Circuits, Vol. 32, No. 6, June, 1997
14. Benton H Calhoun, Frank A Honore and Anantha P Chandrakasan, "A leakage reduction methodology for distributed MTCMOS", IEEE J. Solid-State Circuits, Vol. 39, No. 5, May, 2004, pp. 818-826
15. Changbo Long and Lei He, "Distributed sleep transistor network for power reduction", Proc. IEEE/ACM Design Automation Conference, 2003
16. Anand Ramalingam, Bin Zhang, Anirudh Davgan and David Pan, "Sleep Transistor Sizing Using Timing Criticality and Temporal Currents", Proc. ASP-DAC, 2005
17. Rajat Chaudhry, David Blaauw, Rajendran Panda, Tim Edwards, "Current Signature Compression For IR-Drop Analysis", in Proc. DAC, Los Angeles, California, 2000
18. J. Kao, A. Chandrakasan and D. Antoniadis, "Transistor sizing issues and tool for multi-threshold CMOS technology", in Proc. Design Automation Conference, 1997
19. J. Kao, S. Narendra and A. Chandrakasan, "MTCMOS hierarchical sizing based on mutual exclusive discharge patterns", in Proc. Design Automation Conference, 1998
20. M. Anis, S. Areibi and M. Elmasry, "Design and optimization of multi-threshold CMOS (MTCMOS) circuits", IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems, 2003
21. M. Powell, S.-H. Yang, et al., "Gated-Vdd: A circuit technique to reduce leakage in deep-submicron cache memories", in Proc. Int. Symp. Low Power Electronics Design, 2000, pp. 90-95
22. Anand Ramalingam, Bin Zhang, Anirudh Davgan and David Pan, "Sleep Transistor Sizing Using Timing Criticality and Temporal Currents", Proc. ASP-DAC, 2005
23. Changbo Long and Lei He, "Distributed sleep transistor network for power reduction", Proc. IEEE/ACM Design Automation Conference (DAC), 2003
24. Benton H Calhoun, Frank A Honore and Anantha P Chandrakasan, "A leakage reduction methodology for distributed MTCMOS", IEEE J. Solid-State Circuits, Vol. 39, No. 5, May, 2004, pp. 818-826
25. Changbo Long, Jinjun Xiong and Lei He, "On optimal physical synthesis of sleeper transistors", Proc. ISPD, 2004
26. Kaijian Shi, Zhian Lin, Yi-min Jiang, "A Power Network Synthesis Method for Industrial Power Gating Designs", Proc. IEEE Int. Symposium on Quality Electronic Design (ISQED) March, 2007
27. Kaijian Shi and Jason Binney, "Design Optimization Methodologies for Low-Leakage Power Designs in Sub-90nm Technology", Proc. Euro DesignCon, 2004
28. Kaijian Shi and David Howard, "Challenges in Sleep Transistor Design and Implementation in Low-Power Designs", Proc. IEEE/ACM Design Automation Conference (DAC) 2006
29. Kaijian Shi and David Howard, "Sleep Transistor Design and Implementation - Simple Concepts Yet Challenges To Be Optimum", Proc.. IEEE VLSI-DAT, April, 2006
30. John Biggs and Alan Gibbons, "Aggressive leakage management in ARM based systems", Proc. Synopsys Network of User Group (SNUG), Boston, 2006
31. Chris Hyung-il Kim, Jae-Joon Kim, Saibal Mukhopadhyay, Kaushik Roy, "A forward body-biased low-leakage SRAM cache: device, circuit and architecture considerations", IEEE Trans. VLSI, Vol. 13, No. 3, 2005
32. Yasuhisa Takeyama, Hiroyuki Otake, Osamu Hirabayashi, Keiichi Kushida, Nobuaki Otsuka, "A low leakage SRAM macro with replica cell biasing scheme", IEEE J. Solid-State Circuits, Vol. 41, No. 4, 2006
33. Kyeong-Sik MIN, Kouichi KANDA, Hiroshi KAWAGUCHI, Kenichi INAGAKI, Fayez Robert SALIBA, Hoon-Dae CHOI, Hyun-Young CHOI, Daejeong KIM, Dong Myong KI2 and Takayasu SAKURAI, "Row-by-Row Dynamic Source-Line Voltage Control (RRDSV) Scheme for Two Orders of Magnitude Leakage Current Reduction of Sub-1-V-VDD SRAM's", IEICE Trans. on Electronics, Vol E88-C, No. 4, pp 760-767, 2005
34. A. Agarwal, H. Li, and K. Roy, "A Single-Vt Low-Leakage Gated-Ground Cache for Deep Submicron", IEEE J. Solid-State Circuits, IEEE Press, 2003, pp. 319-328
35. A. Agarwal and K. Roy, "Noise Tolerant Cache Design to Reduce Gate and Sub-threshold Leakage in Nanometer Regime", Proc. Int'l Symp. Low Power Electronics and Design (ISLPED 03), 2003, pp. 18-21
36. C. H. Kim and K. Roy, "Dynamic Vt SRAM: A Leakage Tolerant Cache Memory for Low Voltage Microprocessors", Proc. Int'l Symp. Low Power Electronics. and Design (ISLPED 02), ACM Press, 2002, pp. 251-254
37. C. H. Kim et al., "A Forward Body-Biased Low-Leakage SRAM Cache: Device and Architecture Considerations", Proc. Int'l Symp. Low Power Electronics and Design (ISLPED 03), ACM Press, 2003, pp. 6-9
38. K. Flautner, "Drowsy Caches: Simple Techniques for Reducing Leakage Power", Proc. 29th Ann. Int'l Symp. Comp. Architecture (ISCA-29), IEEE CS Press, 2002, pp. 148-157
39. S. Heo et al., "Dynamic Fine-Grain Leakage Reduction Using Leakage-Biased Bit-lines", Proc. Int'l Symp. Comp. Architecture (ISCA-29), IEEE CS Press, 2002, pp. 137-147
40. K. Itoh et al., "A Deep Sub-V, Single Power-Supply SRAM Cell with Multi-Vt, Boosted Storage Node and Dynamic Load", Proc. Symp. VLSI Circuits Digest of Technical Papers, IEEE Press, 1996, pp. 132-133