Managing power and performance for system-on-chip designs using voltage islands

IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers

Volumn , Issue , 2002, Pages 195-202

  Lackey, David E ^a   Zuchowski, Paul S ^a   Bednar, Thomas R ^a   Stout, Douglas W ^a   Gould, Scott W ^a   Cohn, John M ^a  

^a IBM MICROELECTRONICS   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

POWER CONSUMPTION; POWER DENSITY; SYSTEM-ON-CHIP DESIGNS; VOLTAGE ISLANDS;

CAPACITANCE; CMOS INTEGRATED CIRCUITS; CONSUMER PRODUCTS; ELECTRIC POWER SUPPLIES TO APPARATUS; LEAKAGE CURRENTS; MICROPROCESSOR CHIPS; PRODUCT DEVELOPMENT; SEMICONDUCTING SILICON; THRESHOLD VOLTAGE;

INTEGRATED CIRCUIT LAYOUT;

EID: 0036911921     PISSN: 10923152     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/774572.774601     Document Type: Conference Paper

References (13)

1. Enomoto, E., "Low Power Design Technology for Digital LSIs," IEICE Transactions on Electronics v E79-C n 12, Dec. 1996, pp 1639-1649.
2. Pollack, F.J., "New microarchitecture challenges in the coming generations of CMOS process technologies," Proceedings of the Annual International Symposium on Microarchitecture, 1999, p 2.
3. Borkar, S., "Design Challenges of Technology Scaling," IEEE Micro, Vol. 19, No. 4, July-August 1999, p 23-29.
4. Adan, A.O. and Higashi K., "OFF-State Leakage Current Mechanisms in BulkSi and SOI MOSFETs and Their Impact on CMOS ULSIs Standby Current," IEEE Transactions on Electron Devices, Vol. 48, No. 9, Sept. 2001, pp 2050-2057.
5. Stathis, J.H., "Physical and Predictive Models of Ultra Thin Oxide Reliability in CMOS Devices and Circuits," IEEE 39th Annual International Reliability Physics Symposium, Orlando, Florida, 2001, pp 132-149.
6. Nowack, E.J., "Maintaining the Benefits of CMOS Scaling when Scaling Bogs Down," IBM Journal of Research and Development, No. 2/3 March/May 2002.
7. Gary, S., "Low Power Microprocessor Design," Low Power Design Methodologies, Kluwer Academic Publishers, 1996, pp 279-281.
8. "IC Wizard - The Hierarchical Design Planning Tool," © 2002 Monterey Design Systems, Inc., http://www.mondes.com/prod_icw.html
9. "TeraForm® RTL Design Planner for Deep Submicron SOCs," © 2002 Tera Systems, Inc., http://www.terasystems.com/products/datasheet.htm
10. "First Encounter," © 2002 Cadence Design Systems, Inc., http://www.cadence.com/products/first_encounter.html
11. 1481-1999 IEEE Standard for Integrated Circuit (IC) Delay and Power Calculation System, copyright 1999 by IEEE.
12. Kosonocky, S.V.; Irnmediato, M.; Cottrell, P.; Hook, T.; Mann, R.; Brown, J., "Enhanced Multi-Threshold (MTCMOS) Circuits Using Variable Well Bias", Low Power Electronics and Design, International Symposium, 2001, pp. 165-169.
13. Nassif, S.R. and Kozhaya, J.N., "Fast Power Grid Simulation", In Proc. Design Automation Conference, Los Angeles, CA, June 2000, pp 156-161.