Improving voltage assignment by outlier detection and incremental placement

Proceedings - Design Automation Conference

Volumn , Issue , 2007, Pages 459-464

  Wu, Huaizhi ^a   Wong, Martin D F ^b  

^a Atoptech Inc ^*  (United States)

^b UNIVERSITY OF ILLINOIS AT URBANA CHAMPAIGN   (United States)

Author keywords

Low power; Outlier; Placement; Voltage assignment

Indexed keywords

CHIP SCALE PACKAGES; LEAKAGE CURRENTS; MOBILE DEVICES; POWER CONTROL; PRODUCT DESIGN; VOLTAGE CONTROL;

DYNAMIC POWER; OUTLIER DETECTION; VOLTAGE ASSIGNMENT; VOLTAGE ISLAND GROUPING;

INTEGRATED CIRCUIT MANUFACTURE;

EID: 34547274187     PISSN: 0738100X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1278480.1278600     Document Type: Conference Paper

References (10)

1. Cadence software manual: SoC encounter gps.
2. C. J. Alpert, J. Hu, S. S. Sapatnekar, and C. N. Sze. Accurate estimation of global buffer delay within a floorplan. In Proc. of the IEEE/ACM Int. Conf. on Computer-aided design, pages 706-711, 2004.
3. M. Charikar, S. Khuller, D. M. Mount, and G. Narasimhan. Algorithms for facility location problems with outliers. In Symp. Discrete Algorithms, pages 642-651, 2001.
4. K. Jain and V. V. Vazirani. Approximation algorithms for metric facility location and k-Median problems using the primal-dual schema and Lagrangian relaxation. J. the ACM, 48(2):274-296, 2001.
5. B. Obermeier and F. M. Johannes. Quadratic placement using an improved timing model. InProc. of the 41rd ACM/IEEE Design Automation Conf., pages 705-710, 2004.
6. K. Rajagopal, T. Shaked, Y. Parasuram, T. Cao, A. Chowdhary, and B. Halpin. Timing driven force directed placement with physical net constraints. In Proc. of the 2003 Int. Symp. physical design, pages 60-66, 2003.
7. H. Ren, D. Z. Pan, and D. S. Kung. Sensitivity guided net weighting for placement driven synthesis. In Proc. of the 2004 Int. Symp. physical design, pages 10-17, 2004.
8. P. Saxena and B. Halpin. Modeling repeaters explicitly within analytical placement. In Proc. of the 41rd ACM/IEEE Design Automation Conf., pages 699-704, 2004.
9. H. Wu, I. Liu, M. Wong, and Y. Wang. Post-placement voltage island generation under performance requirement. In Proc. of the IEEE/ACM Int. Conf. on Computer-aided design, pages 309-316, 2005.
10. H. Wu, M. Wong, and I. Liu. Timing-constrained and voltage-island-aware voltage assignment. In Proc. of the 43rd ACM/IEEE Design Automation Conf., pages 429-432, 2006.