Modeling and sizing for minimum energy operation in subthreshold circuits

IEEE Journal of Solid-State Circuits

Volumn 40, Issue 9, 2005, Pages 1778-1785

  Calhoun, Benton H ^a   Wang, Alice ^b   Chandrakasan, Anantha ^a  

^a MASSACHUSETTS INSTITUTE OF TECHNOLOGY   (United States)

^b TEXAS INSTRUMENTS   (United States)

Author keywords

Energy model; Low voltage operation; Minimum energy point; Subthreshold logic

Indexed keywords

CONSTRAINT THEORY; EQUATIONS OF MOTION; MATHEMATICAL MODELS; SOLID STATE DEVICES;

ENERGY MODEL; LOW VOLTAGE OPERATION; MINIMUM ENERGY POINT; SUBTHRESHOLD LOGIC;

THRESHOLD ELEMENTS;

EID: 25144514874     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/JSSC.2005.852162     Document Type: Conference Paper

References (20)

1. R. Amirtharajah et al., "A micropower programmable DSP powered using a MEMS-based vibration-to-electric energy converter," in IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, 2000, pp. 362-363.
2. A. Wang, A. P. Chandrakasan, and S. V. Kosonocky, "Optimal supply and threshold scaling for subthreshold CMOS circuits," in Proc. IEEE Annu. Symp. VLSI, 2002, pp. 5-9.
3. J. Burr and A. Peterson, "Ultra low power CMOS technology," in Proc. 3rd NASA Symp. VLSI Design, 1991, pp. 4.2.1-4.2.13.
4. R. Gonzalez, B. Gordon, and M. Horowitz, "Supply and threshold voltage scaling for low power CMOS," IEEE J. Solid-Stale Circuits, vol. 32, no. 8, pp. 1210-1216, Aug. 1997.
5. M. Stan, "Optimal voltages and sizing for low power," in Proc. Int. Conf. VLSI Design, 1999, pp. 428-433.
6. K. Nose and T. Sakurai, "Optimization of VDD and VTH for low-power and high-speed applications," in Proc. Design Automation Conf., 2000, pp. 469-474.
7. A. Bhavnagarwala, B. Austin, K. Bowman, and J. Meindl, "A minimum total power methodology for projecting limits on CMOS GSI," IEEE Trans. Very Large Scale Integrat. (VLSI) Syst., vol. 8, no. 3, pp. 235-251, Jun. 2000.
8. J. Kao, M. Miyazaki, and A. Chandrakasan, "A 175-mV multiply-accumulate unit using an adaptive supply voltage and body bias architecture," IEEE J. Solid-State Circuits vol. 37, no. 11, pp. 1545-1554, Nov. 2002.
9. R. Brodersen et al., "Methods for true power minimization," in Proc. IEEE/ACM Int. Conf. Computer Aided Design, 2002, pp. 35-42.
10. E. Vittoz, "Micropower techniques," in Design of VLSI Circuits for Telecommunication and Signal Processing, J. E. Franca and Y. P. Tsividis, Eds. Englewood Cliffs, NJ: Prentice-Hall, 1994, ch. 5.
11. H. Kim and K. Roy, "Ultra-low power DLMS adaptive filter for hearing aid applications," in Proc. Int. Symp. Low Power Electronics and Design, 2001, pp. 352-357.
12. A. Bryant et al., "Low-power CMOS at Vdd = 4kT/q," in Proc. Device Research Conf., 2001, pp. 22-23.
13. A. Wang and A. Chandrakasan, "A 180 mV FFT processor using subthreshold circuit techniques," in IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, 2004, pp. 292-293.
14. B. H. Calhoun and A. Chandrakasan, "Characterizing and modeling minimum energy operation for subthreshold circuits," in Proc. IEEE Int. Symp. Low Power Electronics and Design (ISLPED), 2004, pp. 90-95.
15. R. Corless et al., "On the Lambert W function," Adv. Comput. Math., vol. 5, pp. 329-359, 1996.
16. G. Schrom and S. Selberherr, "Ultra-low-power CMOS technologies," in Proc. Int. Semiconductor Conf., 1996, pp. 237-246.
17. B. H. Calhoun, A. Wang, and A. Chandrakasan, "Device sizing for minimum energy operation in subthreshold circuits," in Proc. IEEE Custom Integrated Circuits Conf. (CICC), 2004, pp. 95-98.
18. C. Piguet, "Design of low-power libraries," in Proc. IEEE Int. Conf. Electronics, Circuits and Systems, vol. 2, Sep. 1998, pp. 175-180.
19. C. Piguet et al., "Low-power low-voltage library cells and memories," in Proc. IEEE Int. Conf. Electronics, Circuits and Systems, 2001, pp. 1521-1524.
20. A. Bellaouar, A. Fridi, M. J. Elmasry, and K. Itoh, "Supply voltage scaling for temperature insensitive CMOS circuit operation," IEEE Trans. Circuits Syst. II, Express Briefs, vol. 45, no. 3, pp. 415-417, Mar. 1998.