Analysis and design of a high speed continuous-time Δ modulator using the assisted opamp technique

IEEE Journal of Solid-State Circuits

Volumn 47, Issue 7, 2012, Pages 1615-1625

  Jain, Ankesh ^a   Venkatesan, Muthusubramaniam ^a   Pavan, Shanthi ^a  

^a INDIAN INSTITUTE OF TECHNOLOGY MADRAS   (India)

Author keywords

130 nm; Analog to digital converter (ADC); continuous time circuit; continuous time integrator; delta sigma; distortion reduction; high speed; linearity enhancement; loop filter; oversampling; quantizer; sigma delta

Indexed keywords

130 NM; ANALOG TO DIGITAL CONVERTERS; CONTINUOUS TIME; CONTINUOUS-TIME CIRCUITS; DELTA-SIGMA; DISTORTION REDUCTION; LOOP FILTER; OVER SAMPLING; QUANTIZERS; SIGMA DELTA;

ANALOG TO DIGITAL CONVERSION; BANDWIDTH; CMOS INTEGRATED CIRCUITS; CONTINUOUS TIME SYSTEMS; DIGITAL INTEGRATED CIRCUITS; OPERATIONAL AMPLIFIERS;

MODULATORS;

EID: 84862980410     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/JSSC.2012.2191210     Document Type: Article

References (31)

1. M. Ingels et al., "A5mm 40 nm LP CMOS transceiver for a softwaredefined radio platform," IEEE J. Solid-State Circuits, vol. 45, no. 12, pp. 2794-2806, 2010.
2. C. Lee et al., "A multistandard, multiband SoC with integrated BT, FM, WLAN radios and integrated power amplifier," in IEEE ISSCC Dig. Tech. Papers, 2010, pp. 454-455.
3. A. Behzad et al., "A fully integrated MIMO multiband direct conversion CMOS transceiver for WLAN applications (802.11 n)," IEEE J. Solid-State Circuits, vol. 42, no. 12, pp. 2795-2808, 2007.
4. G. Mitteregger, C. Ebner, S. Mechnig, T. Blon, C. Holuigue, E. Romani, A. Melodia, and V. Melini, "A 14 b 20 mW 640 MHz CMOS CT ADC with 20 MHz signal bandwidth and 12 b ENOB," in IEEE ISSCC Dig. Tech. Papers, 2006, pp. 131-140.
5. K. Reddy and S. Pavan, "A 20.7 mWcontinuous-time modulator with 15 MHz bandwidth and 70 dB dynamic range," in Proc. Eur. Solid-State Circuits Conf. (ESSCIRC), Sep. 2008, pp. 210-213.
6. W. Yang, W. Schofield, H. Shibata, S. Korrapati, A. Shaikh, N. Abaskharoun, and D. Ribner, "A 100 mW 10 MHz BW CT Sigma-Delta modulator with 87 dB DR and 91 dBc IMD," in IEEE ISSCC Dig. Tech. Papers, 2008, pp. 498-631.
7. S. Paton, A. Di Giandomenico, L. Hernandez, A. Wiesbauer, T. Potscher, and M. Clara, "A 70 mW 300 MHz CMOS continuous-time ADC with 15 MHz bandwidth and 11 bits of resolution," IEEE J. Solid-State Circuits, vol. 39, no. 7, pp. 1056-1063, 2004.
8. S. Yan and E. Sánchez-Sinencio, "A continuous-time sigma-delta modulator with 88 dB dynamic range and 1.1 MHz signal bandwidth," IEEE J. Solid-State Circuits, vol. 39, no. 1, pp. 75-86, 2004.
9. L. Dorrer, F.Kuttner, P. Greco, P. Torta, andT.Hartig, "A3mW74 dB SNR 2 MHz continuous-time delta-sigma ADC with a tracking ADC quantizer in 0.13 m CMOS," IEEE J. Solid-State Circuits, vol. 40, no. 12, pp. 2416-2427, 2005.
10. J. Arias, P. Kiss, V. Prodanov, V. Boccuzzi, M. Banu, D. Bisbal, J. Pablo, L. Quintanilla, and J. Barbolla, "A 32 mW 320 MHz continuous-time complex delta-sigma ADC for multi-mode wireless LAN receivers," IEEE J. Solid-State Circuits, vol. 41, no. 2, pp. 339-351, 2006.
11. J. Kauffman, P. Witte, J. Becker, and M. Ortmanns, "An 8.5 mW continuous-time modulator with 25 MHz bandwidth using digital background DAC linearization to achieve 63.5 dB SNDR and 81 dB SFDR," IEEE J. Solid-State Circuits, vol. 46, no. 12, pp. 2869-2881, Dec. 2011.
12. M. Bolatkale, L. Breems, R. Rutten, and K. Makinwa, "A 4 GHz continuous-time ADC with 70 dB DR and 74 dBFS THD in 125MHz BW," IEEE J. Solid-State Circuits, vol. 46, no. 12, pp. 2857-2868, Dec. 2011.
13. M. Furuta, M. Nozawa, and T. Itakura, "A 10 bit 40 MS/s 1.21 mW pipelined SAR ADC using single-ended 1.5-bit/cycle conversion technique," IEEE J. Solid-State Circuits, vol. 46, no. 6, pp. 1360-1370, Jun. 2011.
14. V. Giannini, P. Nuzzo, V. Chironi, A. Baschirotto, G. Van der Plas, and J. Craninckx, "An 820 W 9 b 40 MS/s noise-tolerant dynamic SAR ADC in 90 nm digital CMOS," in IEEE ISSCC Dig. Tech. Papers, 2008, pp. 238-610.
15. L. Brooks and H.-S. Lee, "A 12 b 50 MS/s fully differential zerocrossing based pipelined ADC," IEEE J. Solid-State Circuits, vol. 44, no. 12, pp. 3329-3343, Dec. 2009.
16. I. Ahmed, J. Mulder, and D. Johns, "A low power capacitive charge pump based pipelined ADC," IEEE J. Solid-State Circuits, vol. 45, no. 5, pp. 1016-1027, May 2010.
17. L. Breems, R. Rutten, R. van Veldhoven, and G. van derWeide, "A 56 mW continuous-time quadrature cascaded modulator with 77 dB DR in a near zero-IF 20 MHz band," IEEE J. Solid-State Circuits, vol. 42, no. 12, pp. 2696-2705, Dec. 2007.
18. S. Pavan and P. Sankar, "Power reduction in continuous-time Delta-Sigma modulators using the assisted opamp technique," IEEE J. Solid-State Circuits, vol. 45, no. 7, pp. 1365-1379, July 2010.
19. A. Jain,M. Venkateswaran, and S. Pavan, "A 4 mW1 GS/s continuoustime modulator with 15.6 MHz bandwidth and 67 dB dynamic range," in Proc. Eur. Solid-State Circuits Conf. (ESSCIRC), 2011, pp. 256-259.
20. W. Lee, "A Novel Higher Order Interpolative Modulator Topology for High Resolution A/D Converters," Master's thesis, Mass. Inst. of Technol. (MIT), Cambridge, MA, 1987.
21. S. Pavan, "Alias rejection of continuous-time modulators with switched-capacitor feedback DACs," IEEE Trans. Circuits Syst. I: Reg. Papers, vol. 58, no. 2, pp. 233-243, Feb. 2011.
22. S. Pavan, "Systematic design centering of continuous time oversampling converters," IEEE Trans. Circuits Syst. II: Expr. Briefs, vol. 57, no. 3, pp. 158-162, Mar. 2010.
23. J. Bussgang, L. Ehrman, and J.Graham, "Analysis of nonlinear systems with multiple inputs," Proc. IEEE, vol. 62, no. 8, pp. 1088-1119, 1974.
24. S. Pavan, "Efficient simulation of weak loop filter nonlinearities in continuous-time oversampling converters," IEEE Trans. Circuits Syst. I: Reg. Papers, vol. 57, no. 8, pp. 233-243, Aug. 2010.
25. R. Schreier and G. Temes, Understanding Delta-Sigma Data Converters. Piscataway, NJ: IEEE Press, 2005.
26. M. Straayer and M. Perrott, "A 12 b, 10 MHz bandwidth, continuoustime ADC with a 5 b, 950 MS/s VCO-based quantizer," IEEE J. Solid-State Circuits, vol. 43, no. 4, pp. 805-814, Apr. 2008. (Pubitemid 351464073)
27. M. Park and M. Perrott, "A 0.13 m CMOS 78 dB SNDR 87 mW 20 MHz BWCT Sigma Delta ADC with VCO-based integrator and quantizer," in IEEE ISSCC Dig. Tech. Papers, 2009, pp. 170-171, 171a.
28. V. Dhanasekaran, M. Gambhir, M. Elsayed, E. Sanchez-Sinencio, J. Silva-Martinez, C. Mishra, L. Chen, and E. Pankratz, "A 20 MHz BW 68 dB DR CT Sigma Delta ADC based on a multi-bit time-domain quantizer and feedback element," in IEEE ISSCC Dig. Tech. Papers, 2009, pp. 174-175, 175a.
29. P. Crombez, G. Van der Plas, M. Steyaert, and J. Craninckx, "A single bit 6.8 mW 10 MHz power-optimized continuous-time Sigma Delta modulator with 67 dB DR in 90 nm CMOS," in Proc. Eur. Solid-State Circuits Conf. (ESSCIRC), 2009, pp. 336-339.
30. P.Malla, H. Lakdawala, K. Kornegay, and K. Soumyanath, "A28mW spectrum-sensing reconfigurable 20MHz 72 dB SNR 70 dB SNDR DT Sigma Delta ADC for 802.11n/WiMAX Receivers," in IEEE ISSCC Dig. Tech. Papers, 2008, pp. 496-631.
31. K. Matsukawa, Y. Mitani, M. Takayama, K. Obata, S. Dosho, and A. Matsuzawa, "A fifth-order continuous-time Delta-Sigma modulator with single-opamp resonator," IEEE J. Solid-State Circuits, vol. 45, no. 4, pp. 697-706, Apr. 2010.