A 5 mm2 40 nm LP CMOS transceiver for a software-defined radio platform

IEEE Journal of Solid-State Circuits

Volumn 45, Issue 12, 2010, Pages 2794-2806

  Ingels, Mark ^a   Giannini, Vito ^a   Borremans, Jonathan ^a   Mandal, Gunjan ^a   Debaillie, Bjrn ^a   Van Wesemael, Peter ^a   Sano, Tomohiro ^b   Yamamoto, Takaya ^b   Hauspie, Dries ^c   Van Driessche, Joris ^a   Craninckx, Jan ^a  

^a IMEC   (Belgium)

^b RENESAS TECHNOLOGY CORP   (Japan)

^c M4S NV   (Belgium)

Author keywords

CMOS; LTE; receiver; RF; SAW less; SDR; software defined radio; transceiver; transmitter; WCDMA

Indexed keywords

CMOS; LTE; RECEIVER; RF; SDR; SOFTWARE-DEFINED RADIOS; WCDMA;

BLUETOOTH; CMOS INTEGRATED CIRCUITS; DIGITAL RADIO; MIXERS (MACHINERY); MOBILE DEVICES; MOBILE TELECOMMUNICATION SYSTEMS; RADIO; RADIO RECEIVERS; TRANSCEIVERS; TRANSMITTERS;

RADIO BROADCASTING;

EID: 78650049685     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/JSSC.2010.2075210     Document Type: Conference Paper

References (28)

1. "3 GPP technical specification group radio access network, E-UTRA user equipment (UE) radio transmission and reception (Release 8)", 3 GPP TS 36.101 V8.6.0 (2009-06), unpublished.
2. 2 40 nm LP CMOS 0.1-to-3 GHz multistandard transceiver", ISSCC Dig. Tech. Papers, pp. 458-459, Feb. 2010.
3. 2 0.1-5 GHz software-defined radio receiver in 45-nm digital CMOS", IEEE J. Solid-State Circuits, vol. 44, no. 12, pp. 3486-3498, Dec. 2009.
4. J. Borremans et al., "Low-area active-feedback low-noise amplifier design in scaled digital CMOS", IEEE J. Solid-State Circuits, vol. 43, no. 11, pp. 2422-2433, Nov. 2008.
5. X. He and J. V. Sinderen, "A low-power, low-EVM, SAW-less WCDMA transmitter using direct quadrature voltage modulation", IEEE J. Solid-State Circuits, vol. 44, no. 12, pp. 3448-3458, Dec. 2009.
6. P. Nuzzo et al, "A 0.1-5 GHz dual-VCO software-defined ΣΔ frequency synthesizer in 45 nm digital CMOS", in Proc. IEEE Radio Frequency Integrated Circuits Symp. (RFIC), Jun. 2009, pp. 321-324.
7. D. Kaczman et al., "A single-chip 10-Band WCDMA/HSDPA 4-Band GSM/EDGE SAW-less CMOS receiver with DigRF 3G interface and +90 dBm IIP2", IEEE J. Solid-State Circuits, vol. 44, no. 3, pp. 718-739, Mar. 2009.
8. S. Chehrazi et al, "Second-order intermodulation in current-commutating passive FET mixers", IEEE Trans. Circuits and Syst. I, Reg. Papers, vol. 56, no. 12, pp. 2556-2568, Dec. 2009.
9. I. Elahi et al., "IIP2 calibration by injecting DC offset at the mixer in a wireless receiver", IEEE Trans. Circuits Syst. I, Reg Papers, vol. 54, no. 12, pp. 1135-1139, Dec. 2007.
10. B. Debaillie, P. Van Wesemael, G. Vandersteen, and J. Craninckx, "Calibration of direct-conversion transceivers", IEEE J. Sel. Topics Signal Process., vol. 3, no. 3, pp. 488-498, Jun. 2009.
11. J. Craninckx and G. Van der Plas, "A 65 fJ/conversion-step 0-to-50 MS/s 0-to-0.7 mW 9b charge-sharing SAR ADC in 90 nm digital CMOS", ISSCC Dig. Tech. Papers, pp. 246-247, Feb. 2007.
12. V. Giannini et al, "An 820 μW 9b 40 MS/s noise-tolerant dynamic-SAR ADC in 90 nm digital CMOS", ISSCC Dig. Tech. Papers, pp. 238-239, Feb. 2008.
13. M. Miyahara et al, "A low-noise self-calibrating dynamic comparator for high-speed ADCs", in Proc. IEEE Asian Solid-State Circuits Conf., Nov. 2008, pp. 269-272.
14. V. Giannini, J. Craninckx, S. D. Amico, and A. Baschirotto, "Flexible baseband analog circuits for software-defined radio front-ends", IEEE J. Solid-State Circuits, vol. 42, no. 7, pp. 1501-1512, Jul. 2007.
15. B. Leung, "VLSI for wireless communication", in ISBN 978-0138619985. Upper Saddle River, NJ: Prentice Hall, 2002.
16. "GSM association, official document DG.09", Battery Life Measurement Technique v5.1, Sep. 2009.
17. I. Vassiliou et al., "A 65 nm CMOS multistandard, multiband TV tuner for mobile and multimedia applications", IEEE J. Solid-State Circuits, vol. 43, no. 7, pp. 1522-1533, Jul. 2008.
18. K. Muhammad et al., "The first fully integrated quad-band GSM/GPRS receiver in a 90-nm digital CMOS process", IEEE J. Solid-State Circuits, vol. 41, no. 8, pp. 1772-1783, Aug. 2006.
19. Q. Huang et al, "A Tri-Band SAW-Less WCDMA/HSPA RF CMOS transceiver with on-chip DC-DC converter connectable to battery", ISSCCDig. Tech. Papers, pp. 60-61, Feb. 2010.
20. M. Gustafsson et al, "A low noise figure 1.2-V CMOS GPS receiver integrated as a part of a multimode receiver", IEEE J. Solid-State Circuits, vol. 42, no. 7, pp. 1492-1500, Jul. 2007.
21. L. Lin et al, "A fully integrated 2 X 2 MIMO dual-band dual-mode direct-conversion CMOS transceiver for WiMAX/WLAN applications", ISSCCDig. Tech. Papers, pp. 202-607, Feb. 2009.
22. A. Behzad et al, "A fully integrated MIMO multiband direct conversion CMOS transceiver for WLAN applications (802.11 n)", IEEE J. Solid-State Circuits, vol. 42, no. 12, pp. 2795-2808, Dec. 2007.
23. M. Cassia et al, "A low power CMOS SAW-Less quad Band WCDMA/HSPA/1X/EGPRS transmitter", in Proc. Eur. Solid-State Circuits Conf. (ESSCIRC), Sep. 2008, pp. 146-149.
24. M. Cassia et al, "A low-power CMOS SAW-Less quad Band WCDMA/HSPA HSPA +/1X/EGPRS transmitter", IEEE J. Solid-State Circuits, vol. 44, no. 7, pp. 1897-1906, Jul. 2009.
25. C. Jones et al, "Direct-conversion WCDMA transmitter with 163 dBc/Hz noise at 190 MHz offset", ISSCC Dig. Tech. Papers, pp. 336-337, Feb. 2007.
26. B. Tenbroek et al, "Single-Chip Tri-Band WCDMA/HSDPA transceiver without external SAW filters and with integrated TX power control", ISSCCDig. Tech. Papers, pp. 202-203, Feb. 2008.
27. T. Sowlati et al., "Single-Chip multiband WCDMA/HSDPA/HSUPA/EGPRS transceiver with diversity receiver and 3G DigRF interface without SAW filters in transmitter/3G receiver paths", ISSCCDig. Tech. Papers, pp. 116-117, Feb. 2009.
28. SITIC: Analysis and Simulation of Spiral Inductors and Transformers for ICs [Online]. Available: http://rfic.eecs.berkeley.edu/~niknejad/asitic.html