A 10-bit, 40-MS/s, 1.21 mW pipelined SAR ADC using single-ended 1.5-bit/cycle conversion technique

IEEE Journal of Solid-State Circuits

Volumn 46, Issue 6, 2011, Pages 1360-1370

  Furuta, Masanori ^a   Nozawa, Mai ^a   Itakura, Tetsuro ^a  

^a TOSHIBA CORPORATION   (Japan)

Author keywords

Analog to digital converter (ADC); area efficient; pipelined SAR; single ended; successive approximation (SAR); switching op amp

Indexed keywords

ANALOG TO DIGITAL CONVERTERS; AREA EFFICIENT; PIPELINED SAR; SINGLE-ENDED; SUCCESSIVE APPROXIMATIONS;

APPROXIMATION ALGORITHMS; APPROXIMATION THEORY; COMPARATORS (OPTICAL); ELECTRIC CONVERTERS;

ANALOG TO DIGITAL CONVERSION;

EID: 79957643227     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/JSSC.2011.2126390     Document Type: Article

References (21)

1. C. C. Liu, S. J. Chang, G. Y. Huan, and Y. Z. Lin, "A 0.92 mW10-bit 50-MS/s SAR ADC in 0.13 μm CMOS process," in Symp. VLSI Circuits Dig. Tech. Papers, 2009, pp. 236-237.
2. F. Kuttner, "A 1.2 V 10 b 20MSample/s non-binary successive approximation ADC in 0.13 μm CMOS," in IEEE ISSCC Dig. Tech Papers, 2002, pp. 176-177.
3. S.W.Michael and R.W. Brodersen, "A 6-bit 600-MS/s 5.3-mW asynchronous ADC in 0.13-μm CMOS," IEEE J. Solid-State Circuits, vol. 41, no. 12, pp. 2669-2680, Dec. 2006. (Pubitemid 44955493)
4. V. Giannini, P. Nuzzo, V. Chironi, A. Baschirotto, G. V. Plas, and J. Craninckx, "An 820 μW 9 b 40 MS/s noise-tolerant dynamic-SAR ADC in 90 nm digital CMOS," in IEEE ISSCC Dig. Tech. Papers, 2008, pp. 238-239.
5. J. Li and F. Malberti, "Pipeline of successive approximation converters with optimum power merit factor," in IEEE ICECS Dig. Tech. Papers, 2002, vol. 1, pp. 17-20.
6. S. M. Louwsma, A. J. M. Tuijl, M. Vertreqt, and B. Nauta, "A 1.35 GS/s, 10 b, 175 mW time-interleaved AD converter in 0.13 μm CMOS," IEEE J. Solid-State Circuits, vol. 43, no. 4, pp. 778-786, Apr. 2008.
7. R. J. Plassche and R. E. J. Grift, "A high-speed 7 bit A/D converter," IEEE J. Solid-State Circuits, vol. SC-14, no. 6, pp. 938-943,Dec. 1979.
8. T. Cho, "Low-power low voltage A/D conversion technique using pipelined architecture," Ph.D. dissertation, Univ. California, Berkeley, 1995.
9. O. E. Erdogan, P. J. Hurst, and S. H. Lewis, "A 12-b digital-background- calibrated algorithmic ADC with 90-dB THD," IEEE J. Solid-State Circuits, vol. 34, no. 12, pp. 1812-1820, Dec. 1999. (Pubitemid 32211363)
10. S. P. Singh, A. Prabhakar, and A. B. Bhattcharyya, "C-2C ladder-based D/A converter for PCM codecs," IEEE J. Solid-State Circuits, vol. SC-22, no. 6, pp. 1197-1200, Dec. 1987.
11. L. Cong, "Pseudo C-2C ladder-based data converter technique," IEEE Trans. Circuits Syst. II, vol. 48, no. 10, pp. 927-929, Oct. 2001. (Pubitemid 34125103)
12. Y. Chiu, P. R. Gray, and B. Nikolic, "A 14-b 12-MS/s CMOS pipeline ADC with over 100-dB SFDR," IEEE J. Solid-State Circuits, vol. 39, no. 12, pp. 2139-2151, Dec. 1990.
13. K. Bult and G. J. G. M. Geelen, "A fast-settling CMOS op amp for SC circuits with 90-dB DC gain," IEEE J. Solid-State Circuits, vol. 25, no. 6, pp. 1379-1384, Dec. 1990. (Pubitemid 21738088)
14. L. Brooks and H. S. Lee, "A 12 b 50 MS/s fully differential zerocrossing- based ADC without CMFB," in IEEE ISSCC Dig. Tech. Papers, 2009, pp. 166-167.
15. J. Hu, N. Dolev, and B. Murmann, "A 9.4-bit, 50-MS/s, 1.44-mW pipelined ADC using dynamic source follower residue amplification," IEEE J. Solid-State Circuits, vol. 44, no. 4, pp. 1057-1066, Apr. 2009.
16. I. Ahmed, J. Mulder, and D. A. Johns, "A 50 MS/s 9.9 mW pipelined ADC with 58 dB SNDR in 0.18 μm CMOS using capacitive chargepumps," in IEEE ISSCC Dig. Tech. Papers, 2009, pp. 164-165.
17. 2 CMOS SAR ADC achieving over 90 dB SFDR," in IEEE ISSCC Dig. Tech. Papers, 2010, pp. 380-381.
18. C. C. Liu, S. J. Chang, G. Y. Huang, Y. Z. Lin, C. M. Huang, C. H. Huang, L. Bu, and C. C. Tsai, "A 10 b 100 MS/s 1.13 mW SAR ADC with binary-scaled error compensation," in IEEE ISSCC Dig. Tech. Papers, 2010, pp. 386-387.
19. C. C. Lee and M. P. Flynn, "A 12 b 50 MS/s 3.5 mW SAR assisted 2-stage pipeline ADC," in Symp. VLSI Circuits Dig. Tech. Papers, 2010, pp. 239-240.
20. B. P. Ginsburg and A. P. Chandrakasan, "500-MS/s 5-bit ADC in 65-nm CMOS with split capacitor array DAC," IEEE J. Solid-State Circuits, vol. 42, no. 4, pp. 739-747, Apr. 2007. (Pubitemid 46495390)
21. Y. Zhu, C. H. Chan, U. F. Chio, S. W. Sin, S. P. U, R. P. Martins, and F. Maloberti, "A 10-bit 100-MS/s reference-free SAR ADC in 90 nm CMOS," IEEE J. Solid-State Circuits, vol. 45, no. 6, pp. 1111-1121, Jun. 2010.