A 20.7 mW continuous-time ΔΣ modulator with 15 MHz bandwidth and 70 dB dynamic range

ESSCIRC 2008 - Proceedings of the 34th European Solid-State Circuits Conference

Volumn , Issue , 2008, Pages 210-213

  Reddy, Karthikeyan ^a   Pavan, Shanthi ^a  

^a INDIAN INSTITUTE OF TECHNOLOGY MADRAS   (India)

Author keywords

[No Author keywords available]

Indexed keywords

CMOS PROCESSES; CONTINUOUS TIMES; CURRENT CONSUMPTIONS; DYNAMIC RANGES; LOOP DELAYS; LOOP FILTERS; LOW POWERS; SAMPLING RATES;

MODULATION; TELECOMMUNICATION SYSTEMS;

MODULATORS;

EID: 58049102887     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ESSCIRC.2008.4681829     Document Type: Conference Paper

References (8)

1. S. Paton, A. Di Giandomenico, L. Hernandez, A. Wiesbauer, T. Potscher, and M. Clara, "A 70-mW 300-MHz CMOS continuous-time ΣΔ ADC with 15-MHz bandwidth and 11 bits of resolution," IEEE Journal of Solid-State Circuits, vol. 39, no. 7, pp. 1056-1063, July 2004.
2. J. Arias, P. Kiss, V. Prodanov, V. Boccuzzi, M. Banu, D. Bisbal, J. Pablo, L. Quintanilla, and J. Barbolla, "A 32-mW 320-MHz continuous-time complex delta-sigma ADC for multi-mode wireless-LAN receivers," IEEE Journal of Solid-State Circuits, vol. 41, no. 2, pp. 339-351, February 2006.
3. L. Breems, R. Rutten, and G. Wetzker, "A cascaded continuous-time ΣΔ modulator with 67-dB dynamic range in 10-MHz bandwidth," IEEE Journal of Solid-State Circuits, vol. 39, no. 12, pp. 2152-2160, December 2004.
4. J. Harrison and N. Weste, "Analytic limitations on sigma-delta modulator performance," Proceedings of the IEEE International Symposium on Circuits and Systems, vol. 3, 2000.
5. R. Schreier, "The Delta-Sigma toolbox for MATLAB," Matlah code and documentation, vol. 2003, 1997.
6. P. Sankar and S. Pavan, "Analysis of integrator nonlinearity in a class of continuous-time ΔΣ modulators," IEEE Transactions on Circuits and Systems - Express Briefs, vol. 54, no. 12, pp. 1125-1129, December 2007.
7. S. Pavan, N. Krishnapura, R. Pandarinathan, and P. Sankar, "A 90 μW 15-bit delta-sigma ADC for digital audio," in Proceedings of the European Solid-State Circuits Conference, 2007, pp. 198-201.
8. S. Kuichycki, R. Trofin, K. Vleugels, and B. Wooley, "A 1.2-V 77-dB 7.5-MHz continuous-time/discrete-time cascaded ΔΣ modulator," IEEE Symposium on VLSI Circuits, pp. 238-239, 2007.