A 4mW 1 GS/s continuous-time ΔΣ modulator with 15.6MHz bandwidth and 67 dB dynamic range

European Solid-State Circuits Conference

Volumn , Issue , 2011, Pages 259-262

  Jain, Ankesh ^a   Venkateswaran, Muthusubramanian ^a   Pavan, Shanthi ^a  

^a INDIAN INSTITUTE OF TECHNOLOGY MADRAS   (India)

Author keywords

[No Author keywords available]

Indexed keywords

CIRCUIT DESIGNS; CONTINUOUS TIME; DYNAMIC RANGE; HIGH LINEARITY; LOW-POWER CONSUMPTION; SINGLE-BIT;

BANDWIDTH; CONTINUOUS TIME SYSTEMS; INTEGRATED CIRCUIT MANUFACTURE;

MODULATORS;

EID: 82955241372     PISSN: 19308833     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ESSCIRC.2011.6044956     Document Type: Conference Paper

References (13)

1. G. Mitteregger, C. Ebner, S. Mechnig, T. Blon, C. Holuigue, E. Romani, A. Melodia, and V. Melini, "A 14 b 20mW 640MHz CMOS CT ΔΣ ADC with 20MHz signal bandwidth and 12 b ENOB," Digest of Technical Papers. ISSCC 2006., pp. 131-140, Feb 2006.
2. K. Reddy and S. Pavan, "A 20.7mW continuous-time ΣΔ modulator with 15MHz bandwidth and 70dB dynamic range," Proceeding of the European Solid-State Circuits Conference, 2008, pp. 210-213, Sep 2008.
3. W. Yang, W. Schofield, H. Shibata, S. Korrapati, A. Shaikh, N. Abaskharoun, and D. Ribner, "A 100mW 10MHz BW CT Sigma-Delta modulator with 87dB DR and 91dBc IMD," Digest of Technical Papers. ISSCC 2008., pp. 498-631, Feb 2008.
4. S. Pavan and P. Sankar, "Power reduction in continuous-time delta-sigma modulators using the assisted opamp technique," IEEE Journal of Solid-State Circuits., vol. 45, no. 7, pp. 1365-1379, July 2010.
5. S. Pavan, "Alias rejection of continuous-time ΔΣ modulators with switched-capacitor feedback DACs," IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 58, no. 2, pp. 1-10.
6. -, "Systematic design centering of continuous time oversampling converters,"IEEE Transactions on Circuits and Systems II: Express Briefs, vol. 57, no. 3, pp. 158-162, 2010.
7. L. Breems, R. Rutten, R. van Veldhoven, and G. van der Weide, "A 56mW continuous-time quadrature cascaded ΣΔ modulator with 77 dB DR in a near zero-IF 20MHz band," IEEE Journal of Solid-State Circuits., vol. 42, no. 12, pp. 2696-2705, Dec 2007.
8. M. Straayer and M. Perrott, "A 12 b,10MHz bandwidth continuous-time ΣΔ ADC with a 5b 950 Ms/s VCO-Based quantizer," IEEE Journal of Solid-State Circuits., vol. 43, no. 4, pp. 805-814, Apr 2008. (Pubitemid 351464073)
9. M. Park and M. Perrott, "A 0.13 μm CMOS 78 dB SNDR 87mW 20 MHz BW CT Sigma Delta ADC with VCO-based integrator and quantizer," Digest of Technical Papers, ISSCC 2009., pp. 170-171,171a, Feb 2009.
10. V. Dhanasekaran, M. Gambhir, M. Elsayed, E. Sanchez-Sinencio, J. Silva-Martinez, C. Mishra, L. Chen, and E. Pankratz, "A 20MHz BW 68 dB DR CT Sigma Delta ADC based on a multi-bit time-domain quantizer and feedback element," Digest of Technical Papers. ISSCC 2009., pp. 174-175,175a, Feb 2009.
11. P. Crombez, G. Van der Plas, M. Steyaert, and J. Craninckx, "A single bit 6.8mW 10MHz power-optimized continuous-time Sigma-Delta with 67 dB DR in 90 nm CMOS," Proceedings of the European Solid-State Circuits Conference, 2009, pp. 336-339, Sep 2009.
12. P. Malla, H. Lakdawala, K. Kornegay, and K. Soumyanath, "A 28mW spectrum-sensing reconfigurable 20MHz 72 dB SNR 70 dB SNDR DT Sigma Delta ADC for 802.11n/WiMAX Receivers," Digest of Technical Papers. ISSCC 2008., pp. 496-631, Feb 2008.
13. K. Matsukawa, Y. Mitani, M. Takayama, K. Obata, S. Dosho, and A. Matsuzawa, "A fifth-order continuous-time Delta-Sigma modulator with single-opamp resonator," IEEE Journal of Solid-State Circuits., vol. 45, no. 4, pp. 697-706, Apr 2010.