A 12-bit, 10-MHz bandwidth, continuous-time ΣΔ ADC with a 5-bit, 950-MS/s VCO-based quantizer

IEEE Journal of Solid-State Circuits

Volumn 43, Issue 4, 2008, Pages 805-814

  Straayer, Matthew Z ^a,b   Perrott, Michael H ^a,b  

^a IEEE

^b MASSACHUSETTS INSTITUTE OF TECHNOLOGY   (United States)

Author keywords

Analog to digital conversion; Quantizer; Ring oscillator; Sigma delta; VCO based; Voltage controlled oscillator (VCO)

Indexed keywords

BANDWIDTH; CMOS INTEGRATED CIRCUITS; SIGNAL TO NOISE RATIO; TOPOLOGY; VARIABLE FREQUENCY OSCILLATORS;

QUANTIZATION NOISE; QUANTIZERS; RING OSCILLATORS;

DELTA SIGMA MODULATION;

EID: 41549118015     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/JSSC.2008.917500     Document Type: Conference Paper

References (17)

1. M. Straayer and M. H. Perrott, "A 10-bit 20 MHz 38 mW 950 MHz CT ΣΔ ADC with a 5-bit noise-shaping VCO-based quantizer and DEM circuit in 0.13 μm CMOS," in VLSI Symp. Dig., 2007, pp. 246-247.
2. A. Iwata, "The architecture of delta sigma analog-to-digital converters using a VCO as a multibit quantizer," IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 46, no. 8, pp. 941-945, Aug. 1999.
3. R. Naiknaware, H. Tang, and T. Fiez, "Time-referenced single-path multi-bit ΣΔ ADC using a VCO-based quantizer," IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 47, no. 6, pp. 596-602, Jun. 2000.
4. E. Alon, V. Stojanovic, and M. Horowitz, "Circuits and techniques for high-resolution measurement of on-chip power supply noise," IEEE J. Solid-State Circuits, vol. 40, no. 4, pp. 820-828, Apr. 2005.
5. J. Kim and S. Cho, "A time-based analog-to-digital converter using a multi-phase VCO," in Proc. IEEE ISCAS, May 2006, pp. 3934-3937.
6. M. Miller, "Multi-bit continuous time sigma-delta ADC," U.S. Patent 6,700,520, Mar. 2, 2004.
7. M. Hoven, A. Olsen, T. S. Lande, and C. Toumazou, "Novel second-order ΣΔ modulator/frequency-to-digital converter," Electron. Lett., vol. 31, pp. 81-82, 1995.
8. S. Nortsworthy, R. Schreier, and G. Temes, Delta-Sigma Data Converters: Theory, Design, and Simulation. New York: IEEE Press, 1997.
9. S. Yan and E. Sanchez-Sinencio, "A continuous-time ΣΔ modulator with 88-dB dynamic range and 1.1-MHz signal bandwidth," IEEE J. Solid-State Circuits, vol. 39, no. 1, pp. 75-86, Jan. 2004.
10. B. Razavi, Design of Analog CMOS Integrated Circuits. New York: McGraw-Hill, 2001.
11. R. Baird and T. Fiez, "Linearity enhancement of multibit delta-sigma A/D and D/A converters using data weighted averaging," IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 42, no. 7, pp. 753-762, Jul. 1995.
12. N. Yaghini and D. Johns, "A 43 mW CT complex ΣΔ ADC with 23 MHz of signal bandwidth and 68.8 dB SNDR," in IEEE ISSCC Dig. Tech. Papers, 2005, pp. 502-503.
13. L. Breems, R. Rutten, R. van Veldhoven, G. van der Weide, and H. Termeer, "A 56 mW CT quadrature cascaded ΣΔ modulator with 77 dB DR in a near zero-IF 20 MHz band," in IEEE ISSCC Dig. Tech. Papers, 2007, pp. 238-239.
14. S. Paton, A. Di Giandomenico, L. Hernandez, A. Wiesbauer, T. Potscher, and M. Clara, "A 70-mW 300-MHz CMOS continuous-time ΣΔ ADC with 15-MHz bandwidth and 11 bits of resolution," IEEE J. Solid-State Circuits, vol. 39, no. 7, pp. 1056-1063, Jul. 2004.
15. R. Schoofs, M. Steyaert, and W. Sansen, "A design-optimized continuous-time delta-sigma ADC for WLAN applications," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 54, no. 1, pp. 209-217, Jan. 2007.
16. G. Mitteregger, C. Ebner, S. Mechnig, T. Blon, C. Holuigue, and E. Romani, "A 20-mW 640-MHz CMOS continuous-time ΣΔ ADC with 20-MHz signal bandwidth, 80-dB dynamic range and 12-bit ENOB," IEEE J. Solid-State Circuits, vol. 41, no. 12, pp. 2641-2649, Dec. 2004.
17. R. Schoofs, M. Steyaert, and W. Sansen, "A 1 GHz continuous-time sigma-delta A/D converter in 90 nm standard CMOS," in IEEE MTT-S Tech. Dig., 2005, pp. 1287-1290.