A 56 mW continuous-time quadrature cascaded ΣΔ modulator with 77 dB DR in a near zero-IF 20 MHz band

IEEE Journal of Solid-State Circuits

Volumn 42, Issue 12, 2007, Pages 2696-2705

  Breems, Lucien J ^a   Rutten, Robert ^a   Van Veldhoven, Robert H M ^a   Van Der Weide, Gerard ^a  

^a NXP SEMICONDUCTORS   (Netherlands)

Author keywords

ADC; Analog to digital conversion; Calibration; Cascaded; Complex; Continuous time; FM radio; MASH; Multi bit; Multi stream; Noise cancellation; Quadrature; Sigma delta modulation

Indexed keywords

ADC; CASCADED; COMPLEX; CONTINUOUS TIME; FM RADIO; MASH; MULTI-BITS; MULTI-STREAM; NOISE CANCELLATION; QUADRATURE; SIGMA DELTA MODULATION;

CALIBRATION; CONTINUOUS TIME SYSTEMS; DIGITAL FILTERS; DIGITAL RADIO; ELECTRIC CONVERTERS; HYDRAULICS; MODULATORS; SPURIOUS SIGNAL NOISE; TIME VARYING SYSTEMS;

DELTA SIGMA MODULATION;

EID: 54249147523     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/JSSC.2007.908765     Document Type: Conference Paper

References (20)

1. P. Cusinato, D. Tonietto, F. Stefani, and A. Baschirotto, "A 3.3-V CMOS 10.7-MHz sixth-order bandpass EA modulator with 74-dB dynamic range," IEEE J. Solid-State Circuits, vol. 36, no. 4, pp. 629-638, Apr. 2001.
2. L. J. Breems, R. Rutten, R. van Veldhoven, G. van der Weide, and H. Termeer, "A 56 mW CT quadrature cascaded Sigma Delta modulator with 77 dB DR in a near zero-IF 20 MHz band," in IEEE ISSCC Dig. Tech. Papers, 2007, pp. 238-239.
3. E. J. van der Zwan and E. C. Dijkmans, "A 0.2-mW CMOS Sigma Delta modulator for speech coding with 80-dB dynamic range," IEEE J. Solid-State Circuits, vol. 31, no. 12, pp. 1873-1880, Dec. 1996.
4. F. Chen and B. H. Leung, "A 0.25-mW low-pass passive Sigma-Delta modulator with built-in mixer for a 10-MHz IF input," IEEE J. Solid- State Circuits, vol. 32, no. 6, pp. 774-782, Jun. 1997.
5. L. J. Breems, E. J. van der Zwan, E. C. Dijkmans, and J. H. Huijsing, "A 1.8 mW CMOS Sigma Delta modulator with integrated mixer for A/D conversion of IF signals," IEEE J. Solid-State Circuits, vol. 35, no. 4, pp. 468-475, Apr. 2000.
6. E. J. van derZwan, K. Philips, and C. A. A. Bastiaansen, "A 10.7-MHz IF-to-baseband Sigma Delta A/D conversion system for AM/FM radio receivers," IEEE J. Solid-State Circuits, vol. 35, no. 12, pp. 1810-1819, Dec. 2000.
7. P. Silva, L. J. Breems, K. Makinwa, R. Roovers, and J. H. Huijsing, "A 118 dB DR CT IF-to-baseband modulator for AM/FM/IBOC radio receivers," in IEEE ISSCC Dig. Tech. Papers, 2006, pp. 66-67.
8. V. Colonna, G. Gandolfi, F. Stefani, and A. Baschirotto, "A 10.7 MHz self-calibrated switched-capacitor-based multi-bit second-order bandpass modulator with on-chip switched buffer," IEEE J. Solid-State Circuits, vol. 39, no. 8, pp. 1341-1346, Aug. 2004.
9. J. A. E. P. van Engelen, R. J. van der Plassche, E. Stikvoort, and A. G. Venes, "A sixth-order continuous-time bandpass Sigma-Delta modulator for digital radio IF," IEEE J. Solid-State Circuits, vol. 34, no. 12, pp. 1753-1764, Dec. 1999.
10. L. J. Breems, "A cascaded continuous-time modulator with 67 dB dynamic range in 10 MHz bandwidth," in IEEE ISSCC Dig. Tech. Papers, 2004, pp. 72-73.
11. L. Dorrer, F. Kuttner, A. Wiesbauer, A. Di Giandomenico, and T. Hartig, "10-bit, 3 mW continuous-time Sigma-Delta ADC for UMTS in a 0.12 μm CMOS process," in Proc. 29th ESSCIRC, 2003, pp. 245-248.
12. M. Ortmanns, F. Gerfers, and Y. Manoli, "A continuous-time modulator with reduced jitter sensitivity," in Proc. 28th ESSCIRC, 2002, pp. 287-290.
13. R. H. M. van Veldhoven, "A triple-mode continuous-time modulator with switched-capacitor feedback DAC for a GSM-EDGE/CDMA2000/UMTS receiver," IEEE J. Solid-State Circuits, vol. 38, no. 12, pp. 2069-2076, Dec. 2003.
14. R. T. Baird and T. S. Fiez, "Linearity enhancement of multibit A/D and D/A converters using data weighted averaging," IEEE Trans. Circuits Syst. II: Analog Digit. Signal Process., vol. 42, no. 12, pp. 753-762, Dec. 1995.
15. S. Ouzounov, R. van Veldhoven, C. Bastiaansen, K. Vongehr, R. van Wegberg, G. Geelen, L. Breems, and A. van Roermund, "A 1.2 V 121- mode CT modulator for wireless receivers in 90 nm CMOS," in IEEE ISSCC Dig. Tech. Papers, 2007, pp. 76-77.
16. S. A. Jantzi, K. W. Martin, and A. S. Sedra, "Quadrature bandpass modulation for digital radio," IEEE J. Solid-State Circuits, vol. 32, no. 12, pp. 1935-1950, Dec. 1997.
17. R. Schreier, N. Abaskharoun, H. Shibata, I. Mehr, S. Rose, and D. Pa- terson, "A 375 mW quadrature bandpass ADC with 90 dB DR and 8.5 MHz BW at 44 MHz," in IEEE ISSCC Dig. Tech. Papers, 2006, pp. 64-65.
18. R. Rutten, L. J. Breems, and G. Wetzker, "Digital calibration of a continuous-time cascaded modulator based on variance derivative estimation," in Proc. 32nd ESSCIRC, 2006, pp. 199-202.
19. J. Mulder, C. M. Ward, C.-H. Lin, D. Kruse, J. R. Westra, M. Lugthart, E. Arslan, R. J. van de Plassche, K. Bulta, and F. M. L. van der Goes, "A 21-mW 8-b 125-MSample/s ADC in 0.09-mm2 0.13-;.μm CMOS," IEEE J. Solid-State Ciruits, vol. 39, no. 12, pp. 2116-2125, Dec. 2004.
20. G. Mitteregger, C. Ebner, S. Mechnig, T. Blon, C. Holuigue, E. Ro- mani, A. Melodia, and V. Melini, "A 14b 20 mW 640 MHz CMOS CT ΣΔ ADC with 20 MHz signal bandwidth and 12b ENOB," in IEEE ISSCC Dig. Tech. Papers, 2006, pp. 62-63.