A low-power capacitive charge pump based pipelined ADC

IEEE Journal of Solid-State Circuits

Volumn 45, Issue 5, 2010, Pages 1016-1027

  Ahmed, Imran ^a,b   Mulder, Jan ^c   Johns, David A ^a  

^a UNIVERSITY OF TORONTO   (Canada)

^b Kapik Integration   (Canada)

^c Broadcom Netherlands   (Netherlands)

Author keywords

ADC; Charge pump; CMOS; Common mode feedback; Foreground calibration; Linear sampling; Low power; Opamp less; Pipelined

Indexed keywords

CHARGE PUMP; CMOS; COMMONMODE; LINEAR SAMPLING; LOW POWER;

CALIBRATION; CMOS INTEGRATED CIRCUITS; DIGITAL INTEGRATED CIRCUITS; LINEARIZATION; OPERATIONAL AMPLIFIERS; PUMPS;

CHARGE PUMP CIRCUITS;

EID: 77951685206     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/JSSC.2010.2042524     Document Type: Article

References (43)

1. P. C. Yu and H.-S. Lee, "A 2.5-V, 12-b, 5-MSample/s pipelined CMOS ADC", IEEE J. Solid-State Circuits, vol. 31, no. 12, pp. 1854-1861, Dec. 1996.
2. J. Crols and M. Steyaert, "Switched-opamp: An approach to realize full CMOS switched-capacitor circuits at very low power supply voltages", IEEE J. Solid-State Circuits, vol. 29, no. 8, pp. 936-942, Aug. 1994.
3. I. Ahmed and D. A. Johns, "A 50-MS/s (35 mW) to 1-kS/s (15 μW) power scalable 10-bit pipelined ADC using rapid power-on opamps and minimal bias current variation", IEEE J. Solid-State Circuits, vol. 40, no. 12, pp. 2446-2455, Dec. 2005.
4. P. J. Hurst and W. J. McIntyre, "Double sampling in switched-capacitor delta-sigma A/D converters", in Proc. IEEE Int. Symp. Circuits and Systems (ISCAS), 1990, pp. 902-905.
5. m opamp", IEEE J. Solid-State Circuits, vol. 44, no. 3, pp. 883-890, Mar. 2009.
6. S. T. Ryu, B. S. Song, and K. Bacrania, "A 10-bit 50-MS/s pipelined ADC with opamp current reuse", IEEE J. Solid-State Circuits, vol. 42, no. 3, pp. 475-485, Mar. 2007.
7. 2 1 V 12 b 40 MS/s ADC with 0.39 pJ/conversion-step", in IEEE Symp. VLSI Circuits Dig. Tech. Papers, 2007, pp. 198-199.
8. K. Gulati and H.-S. Lee, "A high-swing CMOS telescopic operational amplifier", IEEE J. Solid-State Circuits, vol. 33, no. 12, pp. 2010-2019, Dec. 1998.
9. B. Murmann and B. E. Boser, "A 12-bit 75-MS/s pipelined ADC using open-loop residue amplification", IEEE J. Solid-State Circuits, vol. 38, no. 12, pp. 2040-2050, Dec. 2003.
10. E. Iroaga and B. Murmann, "A 12-bit 75-MS/s pipelined ADC using incomplete settling", IEEE J. Solid-State Circuits, vol. 42, no. 4, pp. 748-756, Apr. 2007.
11. A. Panigada and I. Galton, "A 130 mW 100 MS/s pipelined ADC with 69 dB SNDR enabled by digital harmonic distortion correction", in IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, 2009, vol. 163a, pp. 162-163.
12. J. K. Fiorenza, T. Sepke, P. Holloway, C. G. Sodini, and H.-S. Lee, "Comparator-based switched-capacitor circuits for scaled CMOS technologies", IEEE J. Solid-State Circuits, vol. 41, no. 12, pp. 2658-2668, Dec. 2006. (Pubitemid 44955492)
13. L. Brooks and H.-S. Lee, "A zero-crossing-based 8 b 200 MS/s pipelined ADC", in IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, 2007, pp. 460-615.
14. S.-K. Shin, Y.-S. You, S.-H. Lee, K.-H. Moon, J.-W. Kim, L. Brooks, and H.-S. Lee, "A fully-differential zero-crossing-based 1.2 V 10 b 26 MS/s pipelined ADC in 65 nm CMOS", in IEEE Symp. VLSI Circuits Dig. Tech. Papers, 2008, pp. 218-219.
15. L. Brooks and H.-S. Lee, "A 12 b 50 MS/s fully differential zero-crossing-based ADC without CMFB", in IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, 2009, vol. 167a, pp. 166-167.
16. J. Hu, N. Dolev, and B. Murmann, "A 9.4-bit, 50-MS/s, 1.44-mW pipelined ADC using dynamic residue amplification", in IEEE Symp. VLSI Circuits Dig. Tech. Papers, 2008, pp. 216-217.
17. I. Ahmed, J. Mulder, and D. A. Johns, "A 50 MS/s 9.9 mW pipelined ADC with 58 dB SNDR in 0.18 μm CMOS using capacitive charge-pumps", in IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, 2009, vol. 165a, pp. 164-165.
18. J. F. Dickson, "On-chip high-voltage generation in NMOS integrated circuits using an improved voltage multiplier technique", IEEE J. Solid-State Circuits, vol. 11, no. 6, pp. 374-378, Jun. 1976.
19. P. Quinn and M. Pribytko, "Capacitor matching insensitive 12-bit 3.3 MS/s algorithmic ADC in 0.25 μm CMOS", in IEEE Custom Integrated Circuits Conf. (CICC), 2003, pp. 425-428.
20. D. A. Johns and K. Martin, Analog Integrated Circuit Design. New York: Wiley, 1997, pp. 423-425.
21. A. N. Karanicolas, H.-S. Lee, and K. L. Bacrania, "A 15 b 1 Ms/s digitally self-calibrated pipeline ADC", in IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, 1993, vol. 263, pp. 60-61.
22. U. Moon and B. S. Song, "Background digital calibration techniques for pipelined ADC's", IEEE Trans. Circuits Syst. II, vol. 44, pp. 102-109, Feb. 1997.
23. P. T. F. Kwok and H. C. Luong, "Power optimization for pipeline analog-to-digital converters", IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 36, no. 2, pp. 549-553, May. 1999.
24. B. Hernes, J. Bjornsen, T. N. Andersen, A. Vinje, H. Korsvoll, F. Telsto, A. Briskemyr, C. Holdo, and O. Moldsvor, "A 92.5 mW 205 MS/s 10 b pipeline IF ADC implemented in 1.2 V/3.3 V 0.13 μm CMOS", in IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, 2007, vol. 615, pp. 462-463.
25. B. Razavi, Design of Analog CMOS Integrated Circuits. New York: McGraw-Hill, 2000, pp. 178-179.
26. S. H. Lewis, H. S. Fetterman, G. F. Gross, Jr, R. Ramachandran, and T. R. Viswanathan, "A 10-bit 20-Msample/s analog-to-digital converter", IEEE J. Solid-State Circuits, vol. 27, no. 3, pp. 351-358, Mar. 1992.
27. K. Hadidi, M. Sasaki, T. Watanabe, D. Muramatsu, and T. Matsumoto, "An open-loop full CMOS 103 MHz-61 dB THD S/H circuit", in IEEE Custom Integrated Circuits Conf. (CICC), 1998, pp. 381-383.
28. I. Ahmed and D. A. Johns, "A high bandwidth power scalable sub-sampling 10-bit pipelined ADC with embedded sample and hold", IEEE J. Solid-State Circuits, vol. 43, no. 7, pp. 1638-1647, Jul. 2008.
29. 2 10 b 30 MS/s pipelined ADC without a front-end S/H in 90 nm CMOS", in IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, 2007, vol. 615, pp. 456-457.
30. 2 10-bit 20-MS/s pipelined CMOS ADC with multistage amplifier sharing technique", in IEEE European Solid-State Circuits Conf., 2006, pp. 544-547.
31. J. Li, X. Zeng, L. Xie, J. Chen, J. Zhang, and Y. Guo, "A 1.8-V22-mW 10-bit 30-MS/s subsampling pipelined CMOS ADC", in IEEE Custom Integrated Circuits Conf. (CICC), 2006, pp. 513-516.
32. W. Yin, J. Jiang, J. Xu, F. Ye, and J. Ren, "An undersampling 10-bit 30.4-MSample/s pipelined ADC", in IEEE Asian Solid-State Circuits Conf, 2006, pp. 343-346.
33. D. Y. Chang and U. K. Moon, "A 1.4-V 10-bit 25 MS/s pipelined ADC using opamp-reset switching technique", IEEE J. Solid-State Circuits, vol. 38, no. 8, pp. 1401-1404, Aug. 2003.
34. I. Mehr and L. Singer, "A 55-mW, 10-bit, 40-Msample/s Nyquist-rate CMOS ADC", IEEE J. Solid-State Circuits, vol. 35, no. 3, pp. 318-325, Mar. 2000.
35. J. Treichler, Q. Huang, and T. Burger, "A 10-bit ENOB 50-MS/s pipeline ADC in 130-nm CMOS at 1.2 V supply", in Proc. European Solid-State Circuits Conf. (ESSCIRC), 2006, pp. 552-555.
36. J. Arias, V. Boccuzzi, L. Quintanilla, L. Enriquez, D. Bisbal, M. Banu, and J. Barbolla, "Low-power pipeline ADC for wireless LANs", IEEE J. Solid-State Circuits, vol. 39, no. 8, pp. 1338-1340, Aug. 2004.
37. B. Xia, A. Valdes-Garcia, and E. Sanchez-Sinencio, "A 10-bit 44-MS/s 20-mW configurable time-interleaved pipeline ADC for a dual-mode 802.11 b/bluetooth receiver", IEEE J. Solid-State Circuits, vol. 41, no. 3, pp. 530-539, Mar. 2006.
38. 2 50 MS/s ADC with wide input range", in IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, 2006, pp. 842-851.
39. C.-C. Lu and T.-S. Lee, "A 10-bit 60-MS/s low-power CMOS pipelined analog-to-digital converter", IEEE Trans. Circuits Syst. II, Expr. Briefs, vol. 54, no. 8, pp. 658-662, Aug. 2007.
40. G. Geelen, E. Paulus, D. Simanjuntak, H. Pastoor, and R. Verlinden, "A 90 nm CMOS 1.2 V 10 b power and speed programmable pipelined ADC with 0.5 pJ/conversion-step", in IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, 2006, pp. 782-791.
41. R. Wang, K. Martin, D. Johns, and G. Burra, "A 3.3 mW 12 MS/s 10 b pipelined ADC in 90 nm digital CMOS", in IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, 2005, pp. 278-279.
42. O. Stroeble, V. Dias, and C. Schwoerer, "An 80 MHz 10 b pipeline ADC with dynamic range doubling and dynamic reference selection", in IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, 2004, vol. 539, pp. 462-463.
43. M. Yoshioka, M. Kudo, T. Mori, and S. Tsukamoto, "A 0.8 V 10 b 80 MS/s 6.5 mW pipelined ADC with regulated overdrive voltage biasing", in IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, 2007, vol. 614, pp. 452-453.