Crosstalk-Insensitive Via-Programming ROMs Using Content-Aware Design Framework

IEEE Transactions on Circuits and Systems II: Express Briefs

Volumn 53, Issue 6, 2006, Pages 443-447

  Chang, Meng Fan ^a   Chiou, Lih Yih ^b   Wen, Kuei Ann ^c  

^a Intellectual Property Library Company   (Taiwan)

^b NATIONAL CHENG KUNG UNIVERSITY   (Taiwan)

^c NATIONAL CHIAO TUNG UNIVERSITY   (Taiwan)

Author keywords

Code patterns; crosstalk; read only memory (ROM)

Indexed keywords

ALGORITHMS; CMOS INTEGRATED CIRCUITS; CODES (SYMBOLS); COMPUTER PROGRAMMING; CROSSTALK; SPURIOUS SIGNAL NOISE;

CODE PATTERNS; CONTENT AWARE DESIGN FRAMEWORK (CADF); PROGRAMMING ALGORITHMS;

ROM;

EID: 34047110771     PISSN: 15497747     EISSN: 15583791     Source Type: Journal    
DOI: 10.1109/TCSII.2006.873640     Document Type: Article

References (8)

1. E. de Angel and E. E. Swartzlander, Jr., “Survey of low-power techniques for ROMs,” in Proc. IEEE Int. Symp. Low Power Electron. Des., Aug. 1997, pp. 20–20
2. C.-R. Chang J.-S. Wang, and C.-H. Yang, “Low-power and high-speed ROM modules for ASIC applications,” IEEE J. Solid-State Circuits, vol. 36, no. 10, pp. 1523, Oct. 2001.
3. B. D. Yang and L. S. Kim, “A low-power ROM using charge recycling and charge sharing technique,” IEEE J. Solid-State Circuits, vol. 38, no. 4, pp. 653, Apr. 2003.
4. A. Tuminaro, “A 400 Mhz, 144-Kb CMOS ROM macro for an IBM S/390-class microprocessor,” in Proc. IEEE Int. Conf. Comp. Des., Oct. 1997, pp. 255.
5. M.-F. Chang, K.-A. Wen, and D.-M. Kwai, “Supply and substrate noise tolerance using dynamic tracking clusters in configurable memory designs,” in Proc. IEEE Int. Symp. Qual. Electron. Des., Mar. 2004, pp. 302.
6. T. Tsang, “A compilable read-only-memory library for ASIC deep sub-micron applications,” in Proc. IEEE 11th Int. Conf. VLSI Design, Chennai, India, Jan. 1998, pp. 494.
7. M.-F. Chang, L.-Y. Chiou, and K.-A. Wen, “A low supply noise content-sensitive ROM architecture for SOC,” in Proc. IEEE Asia-Pacific Conf. Circuits Syst., Dec. 2004, pp. 1024.
8. R. Sasagawa, I. Fukushi, M. Hamaminato, and S. Kawashima, “High-speed cascode sensing scheme for 1.0 V contact-programming mask ROM,” Proc. IEEE Symp. VLSI Circuits, 1999, pp. 96–96