Artificial neural networks in hardware: A survey of two decades of progress

Neurocomputing

Volumn 74, Issue 1-3, 2010, Pages 239-255

  Misra, Janardan ^a   Saha, Indranil ^b  

^a HTS Research   (India)

^b Engineering IV   (United States)

Author keywords

Analog neural design; CNN implementation; Digital neural design; FPGA based ANN implementation; Hardware neural network; Hybrid neural design; Neurochip; Neuromorphic system; Optical neural network; Parallel neural architecture; RAM based implementation

Indexed keywords

CELLULAR NEURAL NETWORKS; ENERGY EFFICIENCY; INTEGRATED CIRCUIT DESIGN; NETWORK ARCHITECTURE; RANDOM ACCESS STORAGE; RECONFIGURABLE ARCHITECTURES; STOCHASTIC MODELS; STOCHASTIC SYSTEMS; SURVEYS; SWITCHING;

ANALOG NEURAL DESIGN; CNN IMPLEMENTATION; DIGITAL NEURAL DESIGN; FPGA BASED ARTIFICIAL NEURAL NETWORK IMPLEMENTATION; HARDWARE NEURAL NETWORKS; HYBRID NEURAL DESIGN; NEURAL ARCHITECTURES; NEURO-CHIPS; NEUROMORPHIC SYSTEMS; OPTICAL NEURAL NETWORKS; PARALLEL NEURAL ARCHITECTURE; RAM BASED IMPLEMENTATION;

FIELD PROGRAMMABLE GATE ARRAYS (FPGA);

ARTICLE; ARTIFICIAL NEURAL NETWORK; ASSOCIATIVE MEMORY; AUTOMATION; CLASSIFICATION; COGNITION; COMPUTER ANALYSIS; COMPUTER MODEL; CYTOLOGY; DYNAMICS; MATHEMATICAL COMPUTING; MEDICAL TECHNOLOGY; NERVE CELL; PRIORITY JOURNAL; ROBOTICS; STATISTICS; SYNAPSE; TECHNOLOGY;

EID: 78649481350     PISSN: 09252312     EISSN: None     Source Type: Journal    
DOI: 10.1016/j.neucom.2010.03.021     Document Type: Article

References (278)

1. C. Lindsey, T. Lindblad, Review of hardware neural networks: a user's perspective, in: Proceedings of Third Workshop on Neural Networks: From Biology to High Energy Physics, Isola d'Elba, Italy, 1994, pp. 195-202.
2. Hänggi M., Moschytz G. Cellular Neural Networks: Analysis, Design, and Optimization 2000, Kluwer Academic Publishers, Norwell, MA, USA.
3. Zhang L., Han Y., Li H., Li X. Fault tolerance mechanism in chip many-core processors. Tsinghua Science & Technology 2007, 12(Suppl. 1):169-174.
4. Kung S.Y. Digital Neural Networks 1992, Prentice-Hall, Upper Saddle River, NJ, USA.
5. Ienne P. Digital hardware architectures for neural networks. Speedup Journal 1995, 9(1):18-25.
6. Bermak A., Martinez D. A compact 3-D VLSI classifier using bagging threshold network ensembles. IEEE Transactions on Neural Networks 2003, 14(5):1097-1109.
7. Mead C. Analog VLSI and Neural Systems 1989, Addison-Wesley, Boston, MA, USA.
8. Brown B., Yu X., Garverick S. Mixed-mode analog VLSI continuous-time recurrent neural network. Proceedings of International Conference on Circuits, Signals and Systems 2004, 104-108.
9. Schmid A., Leblebici Y., Mlynek D. A mixed analog digital artificial neural network with on chip learning. IEE Proceedings-Circuits, Devices and Systems 1999, 146:345.
10. Lehmann T., Bruun E., Dietrich C. Mixed analog/digital matrix-vector multiplier for neural network synapses. Analog Integrated Circuits and Signal Processing 2004, 9(1):55-63.
11. B. Schrauwen, M. D'Haene, Compact digital hardware implementations of spiking neural networks, in: J. Van Campenhout (Ed.), Sixth FirW Ph.D. Symposium, 2005, in CD.
12. Nedjah N., de Macedo Mourelle L. Reconfigurable hardware for neural networks: binary versus stochastic. Neural Computing and Applications 2007, 16(3):249-255.
13. Adam Rak G.C., Soos B.G. Stochastic bitstream-based CNN and its implementation on FPGA. International Journal of Circuit Theory and Applications 2002, 37(4):587-612.
14. Moerland P.D., Fiesler E., Saxena I. Incorporation of liquid-crystal light valve nonlinearities in optical multilayer neural networks. Applied Optics 1996, 35:5301-5307.
15. S. Tokes, L. Orzò, G. Vr, T. Roska, Bacteriorhodopsin as an analog holographic memory for joint fourier implementation of CNN computers, Technical Report DNS-3-2000, Computer and Automation Research Institute of the Hungarian Academy of Sciences, Budapest, Hungary, 2000.
16. Lamela H., Ruiz-Llata M. Optoelectronic neural processor for smart vision applications. Imaging Science Journal 2007, 55(4):197-205.
17. Denby B. The use of neural networks in high energy physics. Neural Computation 1993, 5:505-549.
18. M. Weeks, M. Freeman, A. Moulds, J. Austin, Developing hardware-based applications using PRESENCE-2, in: Perspectives in Pervasive Computing, Savoy Place, London, 2005, pp. 469-474.
19. Aleksander I., Thomas W.V., Bowden P.A. WISARD: a radical step forward in image recognition. Sensor Review 1984, 4(3):120-124.
20. J. Austin, S. Buckle, J. Kennedy, A. Moulds, R. Pack, A. Tumer, The cellular neural network associative processor (C-NNAP), in: Associative Processing and Processors, 1997, pp. 284-299.
21. Ruiz-Llata M., Lamela-Rivera H. Image identification system based on an optical broadcast neural network and a pulse coupled neural network preprocessor stage. Applied Optics 2008, 47:10-47.
22. Wang D., Terman D. Image segmentation based on oscillatory correlation. Neural Computation 1997, 9(4):805-836.
23. Schoenauer T., Atasoy S., Mehrtash N., Klar H. NeuroPipe-Chip: a digital neuro-processor for spiking neural networks. IEEE Transaction on Neural Networks 2002, 13(1):205-213.
24. Girau B., Torres-Huitzil C. Massively distributed digital implementation of an integrate-and-fire legion network for visual scene segmentation. Neurocomputing 2007, 70(7-9):1186-1197.
25. J.V. Kennedy, J. Austin, A hardware implementation of a binary neural image processor, in: Proceedings of the IV International Conference on Microelectronics for Neural Networks and Fuzzy Systems, Torino, Italy, 1994, pp. 178-185.
26. Chiang A.M., et al. A CCD programmable image processor and its neural network applications. IEEE Journal of Solid State Circuits 1991, 26:1894-1901.
27. Harrison R.R. A low-power analog VLSI visual collision detector. Advances in Neural Information Processing Systems 2004, vol. 16. MIT Press, Cambridge, MA.
28. Lange E., Nitta Y., Kyuma K. Optical neural chips. IEEE Micro 1994, 14:29-41.
29. Lopez-Garcia J., Moreno-Armendariz M., Riera-Babures J., Balsi M., Vilasis-Cardona X. Real time vision by FPGA implemented CNNs. Proceedings of the 2005 European Conference on Circuit Theory and Design 2005, vol. 1:281-284.
30. Krips M., Lammert T., Kummert A. FPGA implementation of a neural network for a real-time hand tracking system. Proceedings of First IEEE International Workshop on Electronic Design Test and Applications 2002, 313-317.
31. Yang F., Paindavoine M. Implementation of an RBF neural network on embedded systems: real-time face tracking and identity verification. IEEE Transaction on Neural Networks 2003, 14(5):1162-1175.
32. Rodriguez-Vazquez A., Linan-Cembrano G., Carranza L., Roca-Moreno E., Carmona-Galan R., Jimenez-Garrido F., Dominguez-Castro R., Meana S. ACE16k: the third generation of mixed-signal SIMD-CNN ACE chips toward VSoCs. IEEE Transactions on Circuits and Systems I: Regular Papers 2004, 51(5):851-863.
33. Zarandy A., Rekeczky C. Bi-i: a standalone ultra high speed cellular vision system. IEEE Circuits and Systems Magazine 2005, 5(2):36-45.
34. Milev M., Hristov M. Analog implementation of ANN with inherent quadratic nonlinearity of the synapses. IEEE Transactions on Neural Networks 2003, 14(5):1187-1200.
35. Liu J., Brooke M.A., Hirotsu K. A CMOS feed-forward neural network chip with on-chip parallel learning for oscillation cancellation. IEEE Transactions on Neural Networks 2002, 13:1178-1186.
36. Floreano D., Schoeni N., Caprari G., Blynel J. Evolutionary bits'n'spikes. Proceedings of the Eighth International Conference on Artificial Life 2003, 335-344. MIT Press, Cambridge, MA, USA.
37. Bellis S., Razeeb K., Saha C., Delaney K., Mathuna C., Pounds-Cornish A., de Souza G., Colley M., Hagras H., Clarke G., Callaghan V., Argyropoulos C., Karistianos C., Nikiforidis G. FPGA implementation of spiking neural networks-an initial step towards building tangible collaborative autonomous agents. Proceedings of the IEEE International Conference on Field-Programmable Technology 2004, 449-452.
38. Arena P., Fortuna L., Frasca M., Patane L. A CNN-based chip for robot locomotion control. IEEE Transactions on Circuits and Systems I: Regular Papers 2005, 52(9):1862-1871.
39. Arena P., Fortuna L., Frasca M., Patane L., Pollino M. An autonomous mini-hexapod robot controlled through a CNN-based CPG VLSI chip. 10th International Workshop on Cellular Neural Networks and Their Applications 2006, 1-6.
40. Pazienza G., Ponce-Garcia X., Balsi M., Vilasis-Cardona X. Robot vision with cellular neural networks: a practical implementation of new algorithms. International Journal of Circuit Theory and Applications 2007, 35(4):449-462.
41. Li H., Zhang D., Foo S. A stochastic digital implementation of a neural network controller for small wind turbine systems. IEEE Transactions on Power Electronics 2006, 21(5):1502-1507.
42. Kim D., Kim H., Kim H., Han G., Chung D. A SIMD neural network processor for image processing. Advances in Neural Networks 2005, 3497:665-672.
43. A.A. Dibazar, A. Bangalore, H.O. Park, S.T. George, W.M. Yamada, T.W. Berger, Hardware implementation of dynamic synapse neural networks for acoustic sound recognition, in: Proceedings of the International Joint Conference on Neural Networks, Vancouver, BC, Canada, 2006, pp. 2015-2022.
44. Chiaberge M., Reyneri L.M. Cintia: a neuro-fuzzy real-time controller for low-power embedded systems. IEEE Micro 1995, 15(3):40-47.
45. Camalie, Box 2-an analog audio synthesizer: architecture and procedures guide, 1994. URL: 〈〉. http://www.camalie.com/MusicBox2/guide.doc.
46. Hung D.L., Wang J. Digital hardware realization of a recurrent neural network for solving the assignment problem. Neurocomputing 2003, 51:447-461.
47. Wang J. An analog neural network for solving the assignment problem. Electronic Letters 1992, 28(11):1047-1050.
48. Koickal T., Hamilton A., Tan S., Covington J., Gardner J., Pearce T. Analog VLSI circuit implementation of an adaptive neuromorphic olfaction chip. IEEE Transactions on Circuits and Systems I: Regular Papers 2007, 54(1):60-73.
49. Glesner M., Poechmueller W. Neurocomputers: An Overview of Neural Networks in VLSI 1994, Chapman and Hall, London.
50. R.W. Means, L. Lisenbee, Extensible linear floating point SIMD neurocomputer array processor, in: Proceedings of International Joint Conference on Neural Networks, vol. I, Seattle, Washington, 1991, pp. 587-592.
51. Lindsey C., Lindblad T. Survey of neural network hardware. Proceedings of the First International Conference on Applications and Science of Artificial Neural Networks, The Society of Photo-Optical Instrumentation Engineers (SPIE) 1995, vol. 2492:1194-1205.
52. J. Heemskerk, Overview of neural hardware, in: Neurocomputers for Brain-Style Processing, Design, Implementation and Application, 1995.
53. Ienne P., Cornu T., Kuhn G. Special-purpose digital hardware for neural networks: an architectural survey. Journal of VLSI Signal Processing Systems 1996, 13(1):5-25.
54. Aybay I., Cetinkaya S., Halici U. Classification of neural network hardware. Neural Network World 1996, 6(1):11-29.
55. Moerland P.D., Fiesler E. Neural network adaptations to hardware implementations. Handbook of Neural Computation 1997, Institute of Physics Publishing and Oxford University Publishing, New York, NY, USA, pp. E1.2:1-E1.2:13. E. Fiesler, R. Beale (Eds.).
56. Sundararajan N., Saratchandran P. Parallel Architectures for Artificial Neural Networks: Paradigms and Implementations 1998, IEEE Computer Society Press, Los Alamitos, CA, USA.
57. Burr J.B. Digital neurochip design. Parallel Digital Implementations of Neural Networks 1992, 223-281. Prentice-Hall, Upper Saddle River, NJ, USA. K.W. Przytula, V.K. Prasanna (Eds.).
58. J.B. Burr, Energy, capacity, and technology scaling in digital VLSI neural networks, NIPS'91 VLSI Workshop, May 1991.
59. D. Hammerstrom, Digital VLSI for neural networks, in: The Handbook of Brain Theory and Neural Networks, 2003, pp. 304-309.
60. Reyneri L. On the performance of pulsed and spiking neurons. Analog Integrated Circuits and Signal Processing 2002, 30(2):101-119.
61. Zhu J., Sutton P. FPGA implementations of neural networks-a survey of a decade of progress. Field-Programmable Logic and Applications 2003, vol. 2778:1062-1066.
62. Reyneri L. Implementation issues of neuro-fuzzy hardware: going toward HW/SW codesign. IEEE Transactions on Neural Networks 2003, 14(1):176-194.
63. Diasa F.M., Antunesa A., Motab A.M. Artificial neural networks: a review of commercial hardware. Engineering Applications of Artificial Intelligence 2004, 17:945-952.
64. Maguire L.P., McGinnity T.M., Glackin B., Ghani A., Belatreche A., Harkin J. Challenges for large-scale implementations of spiking neural networks on FPGAs. Neurocomputing 2007, 71(1-3):13-29.
65. Bartolozzi C., Indiveri G. Synaptic dynamics in analog VLSI. Neural Computation 2007, 19(10):2581-2603.
66. L. Smith, Implementing neural models in silicon, in: Handbook of Nature-Inspired and Innovative Computing: Integrating Classical Models with Emerging Technologies, 2006, p. 433.
67. Hammerstrom D., Waser R. A survey of bio-inspired and other alternative architectures. Nanotechnology: Information Technology-II 2008, 4:251-285.
68. Indiveri G., Chicca E., Douglas R. Artificial cognitive systems: from VLSI networks of spiking neurons to neuromorphic cognition. Cognitive Computation 2009, 1(2):119-127.
69. J. Austin (Ed.), RAM-Based Neural Networks, World Scientific, Singapore, 1998.
70. A.R. Ormondi, J.C. Rajapakse (Eds.), FPGA Implementations of Neural Networks, Springer-Verlag, Dordrecht, Germany, 2006.
71. Valle M. Smart Adaptive Systems on Silicon 2005, Springer, Dordrecht, The Netherlands.
72. Jabri M., Flower B. Weight perturbation: an optimal architecture and learning technique for analog VLSI feedforward and recurrent multilayer networks. Neural Computation 1991, 3(4):546-565.
73. Smieja F.J. Neural network constructive algorithms: trading generalization for learning efficiency?. Circuits, Systems, and Signal Processing 1993, 12:331-374.
74. T.A. Duong, Cascade error projection: an efficient hardware learning algorithm, in: Proceedings of the IEEE International Conference on Neural Networks, vol. 1, Perth, Australia, 1995, pp. 175-178.
75. Duong T.A., Stubberud A.R. Convergence analysis of cascade error projection: an efficient hardware learning algorithm. International Journal of Neural System 2000, 10(3):199-210.
76. Chen Z., Haykin S., Becker S. Theory of monte carlo sampling-based alopex algorithms for neural networks. Proceedings of IEEE International Conference on Acoustics, Speech, and Signal Processing 2004, 17-21.
77. Indiveri G., Fusi S. Spike-based learning in VLSI networks of integrate-and-fire neurons. Proceedings of IEEE International Symposium on Circuits and Systems (ISCAS) 2007, vol. 2007:3371-3374.
78. Kumar V., Shekhar S., Amin M.B. A scalable parallel formulation of the back-propagation algorithm for hypercubes and related architectures. IEEE Transactions on Parallel and Distributed Systems 1994, 5(10):1073-1090.
79. d'Acierno A. Back-propagation learning algorithm and parallel computers: the CLEPSYDRA mapping scheme. Neurocomputing 2000, 31:67-85.
80. Verleysen M., luc Voz L., Madrenas J. An analog processor architecture for a neural network classifier. IEEE Micro 1994, 14:16-28.
81. Fakhraie S.M., Farshbaf H., Smith K.C. Scalable closed-boundary analog neural networks. IEEE Transactions on Neural Networks 2004, 15:492-504.
82. Patnaik L.M., Rao R.N. Parallel implementation of neocognitron on star topology: theoretical and experimental evaluation. Neurocomputing 2001, 41:109-124.
83. A. Strey, N. Avellana, A new concept for parallel neurocomputer architectures, in: Proceedings of EuroPar'96, Lyon, France, 1996, pp. 470-477.
84. Keulen E.V., Colak S., Withagen H., Hegt H. Neural network hardware performance criteria. Proceedings of the IEEE International Conference on Neural Networks 1994, 1885-1888.
85. Cornu T., Ienne P. Performance of digital neuro-computers. Proceedings of the Fourth International Conference on Microelectronics for Neural Networks and Fuzzy Systems 1994, 87-93.
86. D. Hammerstrom, A VLSI architecture for high-performance, low-cost, on-chip learning, in: Proceedings of the International Joint Conference on Neural Networks, San Diego, CA, 1990, pp. 537-544.
87. Noory B., Groza V. A reconfigurable approach to hardware implementation of neural networks. Proceedings of Canadian Conference on Electrical and Computer Engineering 2003, 1861-1864.
88. Amin H., Curtis K.M., Hayes-Gill B.R. Piecewise linear approximation applied to nonlinear function of a neural network. IEE Proceedings of Circuits Devices and Systems 1997, 313-317.
89. Holt J., Hwang J.-N. Finite precision error analysis of neural network hardware implementations. IEEE Transactions on Computers 1993, 42(3):281-290.
90. V. Beiu, How to build VLSI-efficient neural chips, in: E. Alpaydin (Ed.), Proceedings of the International ICSC Symposium on Engineering of Intelligent Systems, Tenerife, Spain, 1998, pp. 66-75.
91. Witbrock M., Zagha M. An implementation of back-propagation learning on GF11, a large SIMD parallel computer. Parallel Computing 1990, 14:329-346.
92. Gadea R., Cerda J., Ballester F., Macholi A. Artificial neural network implementation on a single FPGA of a pipelined on-line back-propagation. Proceedings of the 13th International Symposium on System Synthesis 2000, 225-230.
93. W. Eppler, T. Fischer, H. Gemmeke, T. Becher, G. Kock, High speed neural network chip on PCI-board, 1997.
94. Rueping S., Goser K., Ruckert U. A chip for self-organizing feature maps. Proceedings of Fourth International Conference on Microelectronics for Neural Networks and Fuzzy Systems 1994, 26-33.
95. Gopalan A., Titus A.H. A new wide range Euclidean distance circuit for neural network hardware implementations. IEEE Transactions on Neural Networks 2003, 14:1176-1186.
96. Jang J.S., Shin S.G., Yuk S.W., Shin S.Y., Lee S.Y. Dynamic optical interconnections using holographic Lenslet arrays for adaptive neural networks. Optical Engineering 1993, 32:80-87.
97. Saxena I., Fiesler E. Adaptive multilayer optical neural network with optical thresholding. Optical Engineering 1995, 34:2435-2440.
98. Lindblad T., Kinser J.M. Image Processing Using Pulse-Coupled Neural Networks 2005, Springer-Verlag New York, Inc, Secaucus, NJ, USA.
99. Schaik A. Building blocks for electronic spiking neural networks. Neural Networks 2001, 14:617-628.
100. Ota Y., Wilamowski B.M. Analog implementation of pulse-coupled neural networks. IEEE Transactions on Neural Networks 1999, 10:539-544.
101. Maeda Y., Tada T. FPGA implementation of a pulse density neural network with learning ability using simultaneous perturbation. IEEE Transaction on Neural Networks 2003, 14(3):688-695.
102. Kinser J.M., Lindblad T. Implementation of pulse-coupled neural networks in a CNAPS environment. IEEE Neural Networks 1999, 10(3):584-597.
103. Hikawa H. A digital hardware pulse-mode neuron with piecewise linear activation function. IEEE Transactions on Neural Networks 2003, 14(5):1028-1037.
104. Sargeni F., Bonaiuto V. A fully digitally programmable CNN chip. IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing 1995, 42(11):741-745.
105. Harrer H., Nossek J., Stelzl R. An analog implementation of discrete-time cellular neural networks. IEEE Transactions on Neural Networks 1992, 3(3):466-476.
106. Salerno M., Sargeni F., Bonaiuto V. A dedicated multi-chip programmable system for cellular neural networks. Analog Integrated Circuits and Signal Processing 1999, 18(2):277-288.
107. Kinget P., Steyaert M. A programmable analog cellular neural network CMOS chip for high-speed image processing. IEEE Journal of Solid State Circuits 1995, 30(3):235-243.
108. Pazienza G., Bellana-Camanes J., Riera-Babures J., Vilasis-Cardona X., Moreno-Armendariz M., Balsi M. Optimized cellular neural network universal machine emulation on FPGA. Proceedings of the 18th European Conference on Circuit Theory and Design 2007, 815-818.
109. Ruckert U. An associative memory with neural architecture and its VLSI implementation. Proceedings of Hawaii International Conference on System Sciences 1991, 212-218.
110. Heittmann A., Ruckert U. Mixed mode VLSI implementation of a neural associative memory. Analog Integrated Circuits and Signal Processing 2002, 30(2):159-172.
111. AbuMostafa Y.S., Psaltis D. Optical neural computers. Scientific American 1987, 255:88-95.
112. Ishikawa M., Mukouzaka N., Toyoda H., Suzuki Y. Optical association: a simple model for optical associative memory. Applied Optics 1989, 28:291-301.
113. Yu F.T.S., Lu T., Yang X., Gregory D.A. Optical neural network with pocket sized liquid crystal televisions. Optics Letters 1990, 15:863-865.
114. Daalen M.V., Jeavons P., Shawe-Taylor J. A stochastic neural architecture that exploits dynamically reconfigurable FPGAs. IEEE Workshop on FPGAs for Custom Computing Machines 1993, 202-211. IEEE Computer Society Press, Los Alamitos, CA. D.A. Buell, K.L. Pocek (Eds.).
115. S.L. Bade, B.L. Hutchings, FPGA-based stochastic neural networks-implementation, in: Proceedings of IEEE Workshop on FPGAs for Custom Computing Machines Workshop, Napa, CA, 1994, pp. 189-198.
116. Haykin S. Neural Networks: A Comprehensive Foundation 2008, Prentice-Hall, Upper Saddle River, NJ, USA. third ed.
117. Muthuramalingam A., Himavathi S., Srinivasan E. Neural network implementation using FPGA: issues and application. International Journal of Information Technology 2007, 4(2):2-12.
118. Shawe-Taylor J., Jeavons P., Daalen M. Probabilistic bit stream neural chip: theory. Connection Science 1991, 3(3):317-328.
119. Daalen M., Kosel T., Jeavons P., Shawe-Taylor J. Emergent activation functions from a stochastic bit stream neuron. Electronic Letters 1994, 30(4):331-333.
120. Skrbek M. Fast neural network implementation. Neural Network World 1999, 5:375-391.
121. H.P. Graf, L.D. Jackel, R.E. Howard, B. Straughn, J.S. Denker, W. Hubbard, D.M. Tennant, D. Schwartz, VLSI implementation of a neural network memory with several hundreds of neurons, in: AIP Conference Proceedings 151 on Neural Networks for Computing, American Institute of Physics Inc., Woodbury, NY, USA, 1987, pp. 182-187.
122. Agranat A.J., Neugebauer C.F., Yariv A. A CCD based neural network integrated circuit with 64k analog programmable synapses. International Joint Conference on Neural Networks (IJCNN) 1990, 551-555.
123. Morishita T., Tamura Y., Otsuki T., Kano G. A BiCMOS analog neural network with dynamically updated weights. IEICE Transactions on Electronics 1992, 75(3):297-302.
124. M. Holler, S. Tam, H. Castro, R. Benson, An electrically trainable artificial neural network (ETANN) with 10240 "floating gate" synapses, in: IEEE Computer Society Neural Networks Technology Series, 1990, pp. 50-55.
125. Wilamowski B.M., Binfet J., Kaynak M.O. VLSI implementation of neural networks. International Journal of Neural Systems 2000, 10(3):191-197.
126. Zurada J. Analog implementation of neural networks. IEEE Circuits and Devices Magazine 1992, 8(5):36-41.
127. Almeida A.P., Franca J.E. Digitally programmable analog building blocks for the implementation of artificial neural networks. IEEE Transactions on Neural Networks 1996, 7(2):506-514.
128. Hamid N., Murray A., Laurenson D., Roy S., Cheng B. Probabilistic computing with future deep sub-micrometer devices: a modeling approach. IEEE International Symposium on Circuits and Systems 2005, 2510-2513.
129. Chen H., Murray A. A continuous restricted Boltzmann machine with a hardware-amenable learning algorithm. Proceedings of the International Conference on Artificial Neural Networks, Lecture Notes in Computer Science 2002, 358-363.
130. Chen H., Murray A. Continuous restricted Boltzmann machine with an implementable training algorithm. IEE Proceedings-Vision Image and Signal Processing, The Institution of Electrical Engineers 2003, vol. 150:153-159.
131. Gerstner W. Spiking Neuron Models: Single Neurons, Populations, Plasticity 2002, Cambridge University Press, Cambridge, UK.
132. Maass W., Bishop C. Pulsed Neural Networks 2001, The MIT Press, Cambridge, MA, USA.
133. Schultz S., Jabri M. Analogue VLSI 'integrate-and-fire' neuron with frequency adaptation. Electronics Letters 1995, 31(16):1357-1358.
134. Rasche C., Douglas R. An improved silicon neuron. Analog Integrated Circuits and Signal Processing 2000, 23(3):227-236.
135. Izhikevich E. Simple model of spiking neurons. IEEE Transactions on Neural Networks 2003, 14(6):1569-1572.
136. Mihalas S., Niebur E. A generalized linear integrate-and-fire neural model produces diverse spiking behaviors. Neural Computation 2009, 21(3):704-718.
137. Wijekoon J., Dudek P. Compact silicon neuron circuit with spiking and bursting behaviour. Neural Networks 2008, 21(2-3):524-534.
138. Folowosele F., Harrison A., Cassidy A., Andreou A., Etienne-Cummings R., Mihalas S., Niebur E., Hamilton T. A switched capacitor implementation of the generalized linear integrate-and-fire neuron. Proceedings of IEEE International Symposium on Circuits and Systems (ISCAS) 2009.
139. Fusi S., Annunziato M., Badoni D., Salamon A., Amit D.J. Spike-driven synaptic plasticity: theory, simulation, VLSI implementation. Neural Computation 2000, 12:2227-2258.
140. J. Lazzaro, J. Wawrzynek, Low-power silicon neurons, axons and synapses, in: Silicon Implementation of Pulse Coded Neural Networks, 1994, pp. 153-164.
141. Arthur J., Boahen K. Recurrently connected silicon neurons with active dendrites for one-shot learning. Proceedings of the 2004 IEEE International Joint Conference on Neural Networks 2004, vol. 3:1699-1704.
142. Indiveri G. Modeling selective attention using a neuromorphic analog VLSI device. Neural Computation 2000, 12(12):2857-2880.
143. P. Merolla, K. Boahen, A recurrent model of orientation maps with simple and complex cells, in:Advances in Neural Information Processing Systems, 2004, pp. 995-1002.
144. A. Destexhe, Z. Mainen, T. Sejnowski, Kinetic models of synaptic transmission, in: Methods in Neuronal Modeling, 1998, pp. 1-25.
145. Hynna K., Boahen K. Neuronal ion-channel dynamics in silicon. Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS) 2006, 3614-3617.
146. Arthur J., Boahen K. Learning in silicon: timing is everything. Advances in Neural Information Processing Systems 2006, 18:75.
147. M.D. Corp., MD1220 neural bit slice, data sheet, lake Mary, March 1990.
148. Mauduit N., Duration M., Gobert J. Lneuro 1.0: a piece of hardware LEGO for building neural network systems. IEEE Transactions on Neural Networks 1992, 3:414-422.
149. Neurologix, NLX420 data sheet, Neurologix, Inc., 800 Charcot Av., Suite 112, San Jose, CA, USA, 1992.
150. Fisher J.A. Very long instruction word architectures and the ELI-512. Proceedings of the 10th Annual International Symposium on Computer Architecture 1983, 140-150. ACM, New York, NY, USA.
151. N. Bruels, MA16-programmable VLSI array processor for neuronal networks and matrix-based signal processing, user description, Technical Report 1.3, Siemens AG, Corporate Research and Development Division, Munich, Germany, October 1993.
152. Chung J.H., Yoon H., Maeng S.R. A systolic array exploiting the inherent parallelisms of artificial neural networks. Microprogramming and Microprocessors 1992, 33(3):145-159.
153. Amin H., Curtis K.M., Hayes-Gill B.R. Two-ring systolic array network for artificial neural networks. IEE Proceedings of Circuits, Devices, and Systems 1999, 225-230.
154. Breiman L. Bagging predictors. Machine Learning 1996, 24(2):123-140.
155. Mumford M., Andes D., Kern L., Center U., Lake C. The Mod 2 neurocomputer system design. IEEE Transactions on Neural Networks 1992, 3(3):423-433.
156. Churcher S., Murray A.F., Reekie H.M. Programmable analogue VLSI for radial basis function networks. Electronic Letters 1993, 29:1603-1605.
157. Ortiz J., Ocasio C. Analog hardware model for morphological neural networks. Proceedings of the IASTED International Conference on Neural Networks and Computational Intelligence 2003, 40-44. ACTA Press, Anaheim, CA, USA.
158. Bayraktaroglu S., Ogrenci A.S., Dundar G., Balkr S., Alpaydin E. ANNSyS: an analog neural network synthesis system. Neural Networks 1999, 12:325-338.
159. P. Masa, K. Hoen, H. Wallinga, A high-speed analog neural processor, IEEE Micro (1994) 40-50.
160. Douglas R., Martin K. A functional microcircuit for cat visual cortex. Physiology 1991, 440:735-769.
161. Ahmed B., Anderson J.C., Douglas R.J., Martin K.A., Nelson C. Polyneuronal innervation of spiny stellate neurons in cat visual cortex. Comparative Neurology 1994, 341(1):39-49.
162. Douglas R.J., Mahowald M.A., Martin K.A.C. Hybrid analog-digital architectures for neuromorphic systems. International Conference on Neural Networks 1994, 1848-1853.
163. Maeda Y., Hirano H., Kanata Y. A learning rule of neural networks via simultaneous perturbation and its hardware implementation. Neural Networks 1995, 8(2):251-259.
164. Maeda Y., de Figueiredo R.J.P. Learning rules for neuro-controller via simultaneous perturbation. IEEE Transactions on Neural Networks 1997, 8:1119-1130.
165. Terman D., Wang D. Global competition and local cooperation in a network of neural oscillators. Physica D 1995, 81(1-2):148-176.
166. Xilinx, Virtex-ii pro and virtex-ii pro x platform fpgas: complete data sheet, 2007. URL: 〈〉. http://www.xilinx.com/support/documentation/data_sheets/ds083.pdf.
167. Stratix, Stratix III FPGA device family overview, 2007, URL: 〈〉. http://www.altera.com/products/devices/stratix3/overview/st3-overview.html#notes.
168. Himavathi S., Anitha D., Muthuramalingam A. Feedforward neural network implementation in FPGA using layer multiplexing for effective resource utilization. IEEE Transactions on Neural Networks 2007, 18(3):880-888.
169. Vas P. Sensorless Vector and Direct Torque Control 1998, Oxford University Press, USA.
170. Rice K., Taha T., Vutsinas C. Scaling analysis of a neocortex inspired cognitive model on the Cray XD1. The Journal of Supercomputing 2009, 47(1):21-43.
171. George D., Hawkins J. A hierarchical bayesian model of invariant pattern recognition in the visual cortex. Proceedings of the IEEE International Joint Conference on Neural Networks 2005, vol. 3:1812-1817.
172. S. Johnston, G. Prasad, L.P. Maguire, T.M. McGinnity, Comparative investigation into classical and spiking neuron implementations on FPGAs, in: ICANN (1), 2005, pp. 269-274.
173. Gaines B.R. Stochastic computing systems. Advances in Information Systems Science 1969, 2:37-172.
174. Szabo T., Antoni L., Horvath G., Feher B. A full-parallel digital implementation for pre-trained NNs. IEEE-INNS-ENNS International Joint Conference on Neural Networks 2000, vol. 2:2049.
175. G. Palm, F. Kurfess, F. Schwenker, A. Strey, Neural associative memories, in: Associative Processing and Processors, 1997, pp. 284-306.
176. Willshaw D.J., Buneman O.P., Longuet-Higgins H.C. Non-holographic associative memory. Nature 1969, 222:960-962.
177. M.H. Hassoun (Ed.), Associative Neural Memories, Oxford University Press, Inc., New York, NY, USA, 1993.
178. W. Bledsoe, I. Browning, Pattern recognition and reading by machine, in: Proceedings of Eastern Joint Computer Conference, vol. II, Boston, 1959, pp. 225-232.
179. Ludermiry T.B., de Carvalhoz A., Bragax A.P., de Souto M.C.P. Weightless neural models: a review of current and past works. Neural Computing Surveys 1999, 2:41-61.
180. Clarkson T.G., Ng C.K., Gorse D., Taylor J.G. Learning probabilistic RAM nets using VLSI structures. IEEE Transactions on Computers 1992, 41(12):1552-1561.
181. Chua L., Yang L. Cellular neural networks: theory. IEEE Transactions on Circuits and Systems 1988, 35(10):1257-1272.
182. Chua L., Yang L. Cellular neural networks: applications. IEEE Transactions on Circuits and Systems 1988, 35(10):1273-1290.
183. Chua L.O., Roska T. The CNN paradigm. IEEE Transactions on Circuits and Systems I: Fundamental Theory and Applications 1993, 40:147-156.
184. Nagy Z., Szolgay P. Configurable multilayer CNN-UM emulator on FPGA. IEEE Transactions on Circuits and Systems I: Fundamental Theory and Applications 2003, 50(6):774-778.
185. Nagy Z., Voroshazi Z., Szolgay P. An emulated digital retina model implementation on FPGA. Ninth International Workshop on Cellular Neural Networks and Their Applications 2005, 278-281.
186. Roska T., Vandewalle J. Cellular neural networks, The Circuits and Filters Handbook 2003, CRC Press, Boca Raton, FL, pp. 1075-1092 (Chapter 39). second ed.
187. Chua L., Roska T. Cellular Neural Networks and Visual Computing: Foundation and Applications 2002, Cambridge University Press, Cambridge, UK.
188. Roska T., Rodriguez-Vazquez A. Towards the Visual Microprocessor: VLSI Design and the Use of Cellular Neural Network Universal Machines 2000, John Wiley & Sons Ltd., Chichester, England.
189. Roska T., Chua L. The CNN universal machine: an analogic array computer. IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing 1993, 40(3):163-173.
190. Linan G., Espejo S., Dominguez-Castro R., Rodriguez-Vazquez A. ACE4k: an analog I/O 64×64 visual microprocessor chip with 7-bit analog accuracy. International Journal of Circuit Theory and Applications 2002, 30(2-3):89-116.
191. Yalcin M., Suykens J., Vandewalle J. Spatiotemporal pattern formation in the ACE16k CNN chip. Proceedings of the IEEE International Symposium on Circuits and Systems 2005, 5814-5817.
192. L. Carranza, F. Jimenez-Garrido, G. Linan-Cembrano, E. Roca, S. Meana, A. Rodriguez-Vazquez, ACE16k based stand-alone system for real-time pre-processing tasks, in: Proceedings of SPIE, vol. 5837, 2005, p. 872.
193. Á. Zarándy, P. Földesy, P. Szolgay, S. Tõkés, C. Rekeczky, T. Roska, Various implementations of topographic, sensory, cellular wave computers, in: IEEE International Symposium on Circuits and Systems-ISCAS (6), IEEE Computer Society, Piscataway, NJ, USA, 2005, pp. 5802-5805.
194. Voroshazi Z., Kiss A., Nagy Z., Szolgay P. Implementation of embedded emulated-digital CNN-UM global analogic programming unit on FPGA and its application. International Journal of Circuit Theory and Applications 2008, 36(5-6):589-603.
195. Nagy Z., Szolgay P. Configurable multilayer CNN-UM emulator on FPGA. IEEE Transactions on Circuits and Systems I: Fundamental Theory and Applications 2003, 50(6):774-778.
196. Ho T., Lam P., Leung C. Parallelization of cellular neural networks on GPU. Pattern Recognition 2008, 41(8):2684-2692.
197. Herlihy M., Shavit N. The Art of Multiprocessor Programming 2008, Morgan Kaufmann, San Francisco, CA, USA.
198. Synaptics, Synaptic touch pad, last accessed at November 22, 2009, URL: 〈〉. http://www.synaptics.com/products/touchpad.cfm.
199. Mahowald M. An Analog VLSI System for Stereoscopic Vision 1994, Kluwer Academic Publishers, Norwell, MA, USA.
200. Mortara A., Vittoz E.A. A communication architecture tailored for analog VLSI artificial neural networks: intrinsic performance and limitations. IEEE Transactions on Neural Networks 1994, 5:459-466.
201. Boahen K. A burst-mode word-serial address-event channel-i: transmitter design. IEEE Transactions on Circuits and Systems I 2004, 51(7):1269-1280.
202. Gotarredona R.S., Oster M., Lichtsteiner P., Barranco A.L., Vicente R.P., Rodraguez F.G., Riis H.K., Delbrck T., Liu S.C. AER building blocks for multi-layer multi-chip neuromorphic vision systems. Advances in Neural Information Processing Systems 2006, Vol. 18:1217-1224. MIT Press, Cambridge, MA.
203. Bamford S., Murray A., Willshaw D. Large developing axonal arbors using a distributed and locally-reprogrammable address-event receiver. Proceedings of the IEEE International Joint Conference on Neural Networks 2008, 1464-1471.
204. Indiveri G. A neuromorphic VLSI device for implementing 2-D selective attention systems. IEEE Transactions on Neural Networks 2003, 12(6):1455-1463.
205. A. Serrano-Gotarredona, T. Serrano-Gotarredona, A.J. Acosta-Jiménez, B. Linares-Barranco, An arbitrary kernel convolution AER-transceiver chip for real-time image filtering, in: Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS), Kos, Greece, 2006, pp. 3145-3148.
206. Fukushima K., Yamaguchi Y., Yasuda M., Nagata S. An electronic model of the retina. Proceedings of the IEEE 1970, 58(12):1950-1951.
207. J. Kramer, An on/off transient imager with event-driven, asynchronous read-out, in: IEEE International Symposium on Circuits and Systems, vol. II, Phoenix, AZ, USA, 2002, pp. 165-168.
208. Lichtsteiner P., Posch C., Delbruck T. An 128×128 120dB 15us-latency temporal contrast vision sensor. IEEE Journal of Solid State Circuits 2007, 43(2):566-576.
209. Zaghloul K., Boahen K. Optic nerve signals in a neuromorphic chip I: outer and inner retina models. IEEE Transactions on Biomedical Engineering 2004, 51(4):657-666.
210. Zaghloul K., Boahen K. Optic nerve signals in a neuromorphic chip II: testing and results. IEEE Transactions on Biomedical Engineering 2004, 51(4):667-675.
211. Zaghloul K., Boahen K. A silicon retina that reproduces signals in the optic nerve. Journal of Neural Engineering 2006, 3(4):257-267.
212. Boahen K. Neuromorphic microchips. Special Editions 2006, 16(3):20-27.
213. Lyon R.F., Mead C. An analog electronic cochlea. IEEE Transactions on Acoustics, Speech, and Signal Processing 1988, 36(7):1119-1133.
214. Lazzaro J., Mead C. A silicon model of auditory localization. Neural Computation 1989, 1:41-70.
215. Sarpeshkar R., Lyon R., Mead C. A low-power wide-dynamic-range analog VLSI cochlea. Analog Integrated Circuits and Signal Processing 1998, 16(3):245-274.
216. Chan V., Liu S., van Schaik A. AER EAR: a matched silicon cochlea pair with address event representation interface. IEEE Transactions on Circuits and Systems I 2007, 54(1):48-59.
217. T.S. Lande (Ed.), Neuromorphic Systems Engineering: Neural Networks in Silicon, Kluwer Academic Publishers, Norwell, MA, USA.
218. Maass W. Noisy spiking neurons with temporal coding have more computational power than sigmoidal neurons. Advances in Neural Information Processing Systems 1997, vol. 9:211-217. The MIT Press, Cambridge, MA, USA.
219. Jahnke A., Schoenauer T., Roth U., Mohraz K., Klar H. Simulation of spiking neural networks on different hardware platforms. Proceedings of ICANN 1997, 1187-1192.
220. Ros E., Ortigosa E., Agis R., Carrillo R., Arnold M. Real-time computing platform for spiking neurons (RT-spike). IEEE Transactions on Neural Networks 2006, 17(4):1050.
221. Zou Q., Bornat Y., Tomas J., Renaud S., Destexhe A. Real-time simulations of networks of Hodgkin-Huxley neurons using analog circuits. Neurocomputing 2006, 69(10-12):1137-1140.
222. Vogelstein R., Mallik U., Vogelstein J., Cauwenberghs G. Dynamically reconfigurable silicon array of spiking neurons with conductance-based synapses. IEEE Transactions on Neural Networks 2007, 18(1):253.
223. Zhang K., Ginzburg I., McNaughton B., Sejnowski T. Interpreting neuronal population activity by reconstruction: unified framework with application to hippocampal place cells. Journal of Neurophysiology 1998, 79(2):1017.
224. Koickal T., Gouveia L., Hamilton A. A programmable spike-timing based circuit block for reconfigurable neuromorphic computing. Neurocomputing 2009, 72(16-18):3609-3616.
225. T. Koickal, L. Gouveia, A. Hamilton, A programmable time event circuit block for reconfigurable neuromorphic computing, in: Lecture Notes in Computer Science, vol. 4507, 2007, pp. 430-437.
226. Häfliger P., Mahowald M., Watts L. A spike based learning neuron in analog VLSI. Advances in Neural Information Processing Systems 1996, 9:692-698.
227. E. Chicca, G. Indiveri, R. Douglas, An adaptive silicon synapse, in: Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS), vol. V, Bangkok, 2003, pp. 81-84.
228. Indiveri G., Chicca E., Douglas R. A VLSI array of low-power spiking neurons and bistable synapses with spike-timing dependent plasticity. IEEE Transactions on Neural Networks 2006, 17:211-221.
229. Häfliger P. Adaptive WTA with an analog VLSI neuromorphic learning chip. IEEE Transactions on Neural Networks 2007, 18(2):551-572.
230. Y. Chen, S. Hall, L. McDaid, O. Buiu, P. Kelly, On the design of a low power compact spiking neuron cell based on charge coupled synapses, in: Proceedings of the IEEE International Joint Conference on Neural Networks (IJCNN), Vancouver, Canada, 2006, pp. 1511-1517.
231. Y. Chen, S. Hall, L. McDaid, O. Buiu, P. Kelly, A silicon synapse based on a charge transfer device for spiking neural network applications, in: Proceedings of the Third International Symposium on Neural Networks (ISNN), Chengdu, China, 2006, pp. 1366-1373.
232. A. Ghani, T.M. McGinnity, L. Maguire, Area efficient architecture for large scale implementation of biologically plausible spiking neural networks on reconfigurable hardware, in: Proceedings of the International Conference on Field Programmable Logic and Applications, Madrid, Spain, 2006, pp. 1-2.
233. Caulfield H.J. Optical computing. Encyclopedia of Optical Engineering 1:1 2003, 1613-1620. CRC Press, New York, NY, USA. R.G. Driggers (Ed.).
234. Fisher A.D., Lippincott W.L., Lee J.N. Optical implementations of associative networks with versatile adaptive learning capabilities. Applied Optics 1987, 26:5039-5052.
235. Farhat N.H. Optoelectronic analogs of self-programming neural nets: architectures and methodologies for implementing fast stochastic learning by simulated annealing. Applied Optics 1987, 26:5093-5103.
236. Silveira P.E.X. Optoelectronic neural networks. Encyclopedia of Optical Engineering 1:1 2003, 1887-1902. CRC Press, New York, NY, USA. R.G. Driggers (Ed.).
237. Burns D.C., Underwood I., Murray A.F., Vass D.G. An optoelectronic neural network with temporally multiplexed grey-scale weights. Proceedings of the Fourth International Conference on Microelectronics for Neural Networks and Fuzzy Systems 1994, 3-7.
238. Moagar-Poladian G., Bulinski M. Reconfigurable optical neuron based on the transverse Pockels effect. Journal of Optoelectronics and Advanced Materials 2002, 4(4):929-936.
239. Shortt A., Keating J.G., Moulinier L., Pannell C.N. Optical implementation of the Kak neural network. Information Sciences-Informatics and Computer Science 2005, 171(1-3):273-287.
240. Kak S. New algorithms for training feedforward neural networks. Pattern Recognition Letters 1994, 15(3):295-298.
241. Tang K.W., Kak S. A new corner classification approach to neural network training. Circuits, Systems, and Signal Processing 1998, 17(4):459-469.
242. Pashaie R., Farhat N.H. Optical realization of bio-inspired spiking neurons in the electron trapping material thin film. Applied Optics 2007, 46(35):8411-8418.
243. Lamela H., Ruiz-Llata M., Warde C. Optical broadcast interconnection neural network. Optical Engineering 2003, 42:2487-2488.
244. Ruiz-Llata M., Lamela-Rivera H. Image identification system based on an optical broadcast neural network processor. Applied Optics 2005, 44(12):2366-2376.
245. Yu F.T.S., Uang C.M. Optical neural networks. Encyclopedia of Optical Engineering 1:1 2003, 1763-1777. CRC Press, New York, NY, USA. R.G. Driggers (Ed.).
246. A. Ayoub, S. Tõkés, L. Orzó, Evolution of the programmable optical array computer (POAC), in: Proceedings of IEEE International Workshop on Cellular Neural Networks and their Applications, Budapest, Hungary, 2004, pp. 64-69.
247. Rocke P., McGinley B., Morgan F., Maher J. Reconfigurable hardware evolution platform for a spiking neural network robotics controller. ARC of Lecture Notes in Computer Science 2007, vol. 4419:373-378. Springer, Berlin, Heidelberg, Germany.
248. Annon, The intelligent flight control: advanced concept program final report, Technical Report, The Boeing Company, 1999.
249. Geng W., Huanye S., Tiansheng L. Development of an embedded intelligent flight control system for the autonomously flying unmanned helicopter sky-explorer. Embedded Systems-Modeling Technology and Applications 2006, 121-130. Springer, Netherlands.
250. Boahen K. Neurogrid: emulating a million neurons in the cortex. Grand Challenges in Neural Computation 2006, 6702.
251. Johansson C., Lansner A. Towards cortex sized artificial neural systems. Neural Networks 2007, 20(1):48-61.
252. F.M. Salam, T. Yamakawa (Eds.), Special Issue on Micro-Electronic Hardware Implementation of Soft Computing: Neural and Fuzzy Networks with Learning, vol. 25, 1999.
253. B. Linares-Barranco, A.G. Andreou, G. Indiveri, T. Shibata, Special issue on neural networks hardware implementation, IEEE Transactions on Neural Networks 14 (5) (2003).
254. D. Anguita, I. Baturone, J. Miller (Eds.), Special issue on hardware implementations of soft computing techniques, Applied Soft Computing 4 (3) (2004).
255. D. Braendler, Implementing neural hardware with on chip training on field programmable gate arrays, Ph.D. Thesis, Swinburne University of Technology, Melbourne, Australia, 2002.
256. O. Turel, Devices and circuits for nanoelectronic implementation of artificial neural networks, Ph.D. Thesis, Stony Brook University, NY, 2007.
257. M. Giulioni, Networks of spiking neurons and plastic synapses: implementation and control, Ph.D. Thesis, Universit degli Studi di Roma 'La Sapienza', Italy, 2008.
258. B. Girau, Activity report-neuromimetic intelligence, Technical Report, INRIA, Project Team CORTEX, 2006, URL: 〈〉. http://www.inria.fr/rapportsactivite/RA2006/cortex/cortex.pdf.
259. T. Schoenauer, A. Jahnke, U. Roth, H. Klar, Digital neurohardware: principles and perspectives, in: Proceedings of Neuronal Networks in Applications, Magdeburg, Germany, 1998, pp. 101-106.
260. Djurfeldt M., Lundqvist M., Johansson C., Rehn M., Ekeberg O., Lansner A. Brain-scale simulation of the neocortex on the IBM Blue Gene/L supercomputer. IBM Journal of Research and Development 2008, 52(1):31-41.
261. DARPA, Systems of neuromorphic adaptive plastic scalable electronics (SyNAPSE), 〈〉, Last accessed on January 20, 2010. http://www.darpa.mil/dso/solicitations/BAA08-28.pdf.
262. Fieres J., Schemmel J., Meier K. Realizing biological spiking network models in a configurable wafer-scale hardware system. Proceedings of IEEE International Joint Conference on Neural Networks (IJCNN), IEEE World Congress on Computational Intelligence 2008, 969-976.
263. Schemmel J., Fieres J., Meier K. Wafer-scale integration of analog neural networks. IEEE International Joint Conference on Neural Networks (IJCNN), IEEE World Congress on Computational Intelligence 2008, 431-438.
264. Kahle J., Day M., Hofstee H., Johns C., Maeurer T., Shippy D. Introduction to the cell multiprocessor. IBM Journal of Research and Development 2005, 49(4/5):589.
265. IBM, IBM cell broadband engine technology, 2008, URL: 〈〉. http://www-03.ibm.com/technology/cell/.
266. Al-Sarawi S., Abbott D., Franzon P. A review of 3-D packaging technology. IEEE Transactions on Components, Packaging, and Manufacturing Technology, Part B: Advanced Packaging 1998, 21(1):2-14.
267. Likharev K.K., Strukov D.B. CMOL: Devices Circuits and Architectures 2005, Springer, Berlin, Heidelberg, Germany, pp. 447-477 (Chapter 16).
268. Likharev K.K. CMOL: second life for silicon?. Journal of Microelectronics 2008, 39(2):177-183.
269. Türel Ö., Lee J., Ma X., Likharev K. Architectures for nanoelectronic implementation of artificial neural networks: new results. Neurocomputing 2005, 64:271-283.
270. Lee J.H., Likharev K. CMOL crossnets as pattern classifiers. Proceedings of Eighth International Work-Conference on Artificial Neural Networks: Computational Intelligence and Bioinspired Systems, Lecture Notes in Computer Science 2005, vol. 3512:446-454. Springer, Berlin, Heidelberg, Germany.
271. Lee J.H., Likharev K. In situ training of CMOL crossnets. Proceedings of the International Joint Conference on Neural Networks 2006, 5026-5034.
272. Lee J.H., Ma X., Likharev K. CMOL crossnets: possible neuromorphic nanoelectronic circuits. Advances in Neural Information Processing Systems 2006, Vol. 18:755-762. MIT Press, Cambridge, MA.
273. J.H. Lee, CMOL crossnets ad defect-tolerant classifiers, Ph.D. Thesis, Stony Brook University, NY, 2007.
274. Conrad M. The lure of molecular computing. IEEE Spectrum 1988, 23:55-60.
275. Conrad M., Zauner K.-P. Molecular computing with artificial neurons. Communications of the Korea Information Science Society 2000, 18(8):78-89.
276. Haronian D., Lewis A. Elements of a unique bacteriorhodopsin neural network architecture. International Journal of Neural Systems 2000, 10(3):191-197.
277. Ventura D. On the utility of entanglement in quantum neural computing. Proceedings of the International Joint Conference on Neural Networks 2001, vol. 2:1565-1570.
278. Alibart F., Pleutin S., Guérin D., Novembre C., Lenfant S., Lmimouni K., Gamrat C., Vuillaume D. An organic nanoparticle transistor behaving as a biological spiking synapse. Advanced Functional Materials 2009, 20(2):330-337.