Simulation of spiking neural networks on different hardware platforms

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 1327, Issue , 1997, Pages 1187-1192

  Jahnke, A ^a   Schonauer T ^a   Roth, U ^a   Mohraz, K ^a   Klar, H ^a  

^a TECHNISCHE UNIVERSITÄT BERLIN   (Germany)

Author keywords

[No Author keywords available]

Indexed keywords

BIOMIMETICS; COMPUTER HARDWARE; DIGITAL SIGNAL PROCESSORS; NEURONS; SIGNAL PROCESSING; SIMULATION PLATFORM; SUPERCOMPUTERS;

ACHIEVABLE PERFORMANCE; HARDWARE PLATFORM; LARGE-SCALE NETWORK; LARGE-SCALE PARALLEL COMPUTERS; LOW COST HARDWARE; PERFORMANCE REQUIREMENTS; SPIKE TRAIN; SPIKING NEURAL NETWORKS;

NEURAL NETWORKS;

EID: 84956598450     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/bfb0020312     Document Type: Conference Paper

References (17)

1. A. Aertsen (ed.), “Brain Theory: Spatio-Temporal Aspects of Brain Function”, Elsevier, 1993.
2. R. Eckhorn, H. J. Reitboeck, M. Arndt, P. Dicke, “Feature linking via stimulus-evoked oscillations: Experimental results from cat visual cortex and functional implication from a network model”, Proc. ICNNI: 723-730,1989.
3. C. M. Gray, W. Singer, “Stimulus-specific neuronal oscillations in orientation columns of cat visual cortex”, Proc. Natl. Acad. Sei. USA 86: 1698-1702,1989
4. C. von der Malsburg, W. Schneider, “A neural cocktail-party processor”, Biol. Cybern. 54: 29-40,1986.
5. F. Crick and C. Koch, “Towards a neurobiological theory of consciousness”, Seminars in The Neuroscience 2: 263-275, 1990.
6. W. Gerstner, R. Ritz, J. L. van Hemmen, “A biologically motivated and analytically soluble model of collective oscillations in the cortex”, Biol. Cybern. 68: 363-374,1993.
7. W. Maass, “Lower Bounds for the Computational Power of Networks of Spiking Networks”, Neural Computations (1), 1-40, 1996.
8. J. Lazarro, J. Wawrzynek, “Silicon Auditory Processors as Computer Peripherals”, NIPS 5: 820-827,1993.
9. G. Frank, G. Hartmann, “An Artificial Neural Network Accelerator for Puls-Coded Model-Neurons”, ICNN’95, Perth, Australia, 1995
10. A. Jahnke, U. Roth, H. Klar, “Towards Efficient Hardware for Spike-Processing Neural Networks”, Proc. World Congress on Neural Networks, 460-463,1995.
11. U. Roth, A. Jahnke, H. Klar, “Hardware Requirements for Spike-Processing Neural Networks”, Proc. IWANN’95,720-727,1995.
12. H.J. Reitböck, M. Stöcker, C. Hahn, “Object Separation in Dynamic Neural Networks”, Proc. ICNN, II: 638-641,1993.
13. D. Hammerstrom, “A VLSI Architecture for High-Performance, Low-Cost, On-Chip Learning,” Proc. IJCNN, 537-543,1990.
14. Ramacher U, Beichter J, Briils N, “Architecture of a General Purpose Neural Signal Processor”, Proc IJCNN I: 443-446,1991
15. K. Mohraz, “Parallel Simulation of Pulse-coded Neural Networks”, accepted IMACS 1997.
16. E. Niebur, D. Brettle, “Efficient Simulation of Biological Neural Networks on Massively Parallel Supercomputers with Hypercube Architecture”, NIPS 6: 904-910,1993.
17. A. Jahnke, U. Roth, H. Klar: “A SIMD/Dataflow Architecture for a Neurocomputer for Spike-Processing Neural Networks (NESPINN)”, MicroNeuro’96, 232-237,1996.