On the design of a low power compact spiking neuron cell based on charge-coupled synapses

IEEE International Conference on Neural Networks - Conference Proceedings

Volumn , Issue , 2006, Pages 1511-1517

  Chen, Yajie ^b   Hall, Steve ^a,b   McDaid, Liam ^c   Buiu, Octavian ^a,b   Kelly, Peter ^a,c  

^a IEEE

^b UNIVERSITY OF LIVERPOOL   (United Kingdom)

^c UNIVERSITY OF ULSTER   (United Kingdom)

Author keywords

[No Author keywords available]

Indexed keywords

CHARGE TRANSFER; COMPUTER SIMULATION; MOSFET DEVICES; SILICON;

CHARGE-COUPLED SYNAPSES; POSTSYNAPTIC POTENTIAL (PSP); WEIGHT FUNCTION;

NEURAL NETWORKS;

EID: 40649108598     PISSN: 10987576     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (16)

1. W. Maass. "Networks of spiking neurons: The third generation of neural network models," Neural Networks. Vol. 10, no. 9, pp 1659-1671. 1997.
2. W. Maass and C. M. Bishop. Pulsed Neural Networks, Cambridge, MA: MIT Press, 1999.
3. G. Indiveri, "Neuromorphic bistable VLSI synapses with spike-timing-dependent plasticity." in Advances in Neural Information Processing Systems, vol. 15, Cambridge, MA: MIT Press, Dec. 2002.
4. E. Chicca, D. Badoni, V. Dante, et al., "A VLSI recurrent network of integrate-and-fire neurons connected by plastic synapses with longterm memory," IEEE Transactions on Neural Networks, vol. 14, no. 5, pp. 1297-1307. Sep. 2003.
5. A. Bofill-i-Petit and A. F. Murray, "Synchrony detection and amplification by silicon neurons with STDP synapses," IEEE Transactions on Neural Networks, vol. 15, no. 5, pp. 1296-1304, Sep. 2004.
6. S. Liu and R. Douglas, "Temporal coding in a silicon network of integrate-and-fire neurons," IEEE Transactions on Neural Networks, vol. 15. no. 5, pp. 1305-1314. Sep. 2004.
7. C. Diorio. P. Hasler, B. A. Minch. and C. A. Mead, "A single-transistor silicon synapse." IEEE Transactions on Electron Devices, vol. 43, no. 11, pp. 1972-1980, Nov. 1996.
8. C. Diorio, P. Hasler, B. A. Minch, and C. A. Mead, "A floating-gate MOS learning array with locally computed weight updates," IEEE Transactions on Electron Devices, vol. 44, no. 12. pp. 2281-2289, Dec. 1997.
9. C. Diorio, D. Hsu. and M. Figueroa. "Adaptive CMOS: from biological inspiration to systems-on-a-chip." Proceedings of the IEEE, vol. 90, no. 3, pp. 345-357, Mar. 2002.
10. Y. Chen, S. Hall, L. McDaid, O. Buiu, and P. Kelly, "A silicon synapse based on a charge transfer device for spiking neural network application," in Lecture Notes in Computer Science, vol. 3973, J. Wang, Eds. Germany: Springer-Verlag, 2006. to be published.
11. J. E. Carnes, W. F. Kosonocky, and E. G. Ramberg. "Drift-aiding fringing fields in Charge-Coupled Devices," IEEE Journal of Solid-State Circuits. vol. SC-6, no. 5, pp. 322-326, Oct. 1971.
12. J. E. Carnes. W. F. Kosonocky, and E. G. Ramberg. "Free charge transfer in Charge-Coupled Devices," IEEE Transactions on Electron Devices, vol. ED-19, no. 6, pp. 798-808, June 1972.
13. C. Kim, "The physics of Charge-Coupled Devices," in Charge-coupled Devices and Systems, M. J. Howes and D. V. Morgan, Eds. Chichester. UK: John Wiley & Sons. 1979, pp. 1-80.
14. W. F. Kosonocky and J. E. Carnes, "Charge-coupled digital circuits," IEEE Journal of Solid-State Circuits, vol. SC-6, no. 5, pp. 314-322. Oct. 1971.
15. T. Shibata and T. Ohmi, "A functional MOS transistor featuring gatelevel weighted sum and threshold operations," IEEE Transactions on Electron Devices, vol. 39. no. 6, pp. 1444-1455. June 1992.
16. K. Hieda, M. Wada, T. Shibata, S. Inoue. M. Momodomi, and H. Iizuka, "Optimum design of dual-control gate cell for high-density EEPROM's." IEEE Transactions on Electron Devices, vol. ED-32, no. 9, pp. 1776-1780, Sep. 1985.