FPGA implementations of neural networks - A survey of a decade of progress

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 2778, Issue , 2003, Pages 1062-1066

  Zhu, Jihan ^a   Sutton, Peter ^a  

^a UNIVERSITY OF QUEENSLAND   (Australia)

Author keywords

[No Author keywords available]

Indexed keywords

NEURAL NETWORKS; SURVEYS;

DESIGN ISSUES; FPGA IMPLEMENTATIONS; IMPLEMENTATION TECHNIQUES; RESEARCH TRENDS;

FIELD PROGRAMMABLE GATE ARRAYS (FPGA);

EID: 33746892995     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/978-3-540-45234-8_120     Document Type: Review

References (15)

1. Cox, C.E. and E. Blanz, GangLion - a fast field Programmable gate array implementation of a connectionist classifier. IEEE Journal of Solid-State Circuits, 1992. 28(3): p. 288-299.
2. Eldredge, J.G. and B.L. Hutchings. Density enhancement of a neural network using FPGAs and run-time reconfiguration, in Proceedings of IEEE Workshop an Field-Programmable Custom Computing Machines, 1994. pp 180-188.
3. James-Roxby, P. and B.A. Blodget. Adapting constant multipliers in a neural network implementation, in Proceedings of IEEE Symposium an Field-Programmable Custom Computing Machines, 2000. pp 335-336.
4. Zhu, J.M., G.J.; Gunther, B.K., Towards an FPGA based reconfigurable computing environment for neural network implementations, in Proceedings of Ninth International Conference an Artificial Neural Networks, 1999. pp. 661-666, vol.2.
5. Guccione, S.A. and M. Gonzalez. Classification and Performance ofreconfigurable architectures, in Proceedings of the 5th International Workshop an Field-Programmable Logic and Applications. 1995, pp 439-448, Springer-Verlag, Berlin.
6. Perez-Uribe, A. and E. Sanchez. FPGA Implementation of an Adaptable-Size Neural Network, in Proceedings of the Sixth International Conference an Artificial Neural Networks. 1996. pp 382-388, Springer-Verlag.
7. de Garis, H., et al. Initial evolvability experiments an the CAM-brain machines (CBMs). in Proceedings of the 2001 Congress an Evolutionary Computation, 2001. pp 635-641, vol. 1.
8. Zhu, J. and G. Milne. Implementing Kak Neural Networks an a Reconfigurable Computing Pla form, in Proceedings of the 10th International Workshop an Field-Programmable Logic and Applications - Roadmap to Reconfigurable Computing. 2000. pp 260- 269. Springer Verlag.
9. Marchesi, M., et al., Fast neural Ntworks without multipliers. IEEE Transactions an Neural Networks, 1993.4(1): p. 53-62.
10. Nichols, K., M. Moussa, and S. Areibi. Feasibility of Floating-Point Arithmetic in FPGA based Artificial Neural Networks. in Proceedings of the 15th International Conference an Computer Applications in Industry and Engineering. 2002. pp San Diego, California.
11. Reyneri, L.M. Theoretical and implementation aspects ofpulse streams: an overview, in Proceedings of the Seventh International Conference an Microelectronics for Neural, Fuzzy and Bio-Inspired Systems. 1999. pp 78-89.
12. Hikawa, H., A new digital pulse-mode neuron with adjustable activation function. IEEE Transactions an Neural Networks, 2003. 14(1045-9227): p. 236-242.
13. Holt, J.L., T.E. Baker. Back propagation simulations using limited precision calculations, in Proceedings ofInternational Joint Conference an Neural Networks. 1991. pp 121-126 vol. 2.
14. Draghici, S., On the capabilities of neural networks using limited precision weights. Neural Networks, 2002. 15: p. 395-414.
15. Wolf, D.F., Romero, R. A. F., Marques, E. Using Embedded Processors in Hardware Models of Artificial Neural Networks. in In proceedings of SBAI - Simpósio Brasileiro de Automao Inteligente. 2001. pp 78-83.