A New Wide Range Euclidean Distance Circuit for Neural Network Hardware Implementations

IEEE Transactions on Neural Networks

Volumn 14, Issue 5, 2003, Pages 1176-1186

  Gopalan, Anand ^a   Titus, Albert H ^a  

^a the State University of New York   (United States)

Author keywords

Analog very large scale integration (VLSI); Euclidean distance circuit; Hardware synapse; Neural network

Indexed keywords

COMPUTATIONAL METHODS; COMPUTER HARDWARE; COMPUTER SIMULATION; COMPUTER VISION; SIGNAL TO NOISE RATIO; VLSI CIRCUITS;

EUCLIDEAN DISTANCE CIRCUITS;

SELF ORGANIZING MAPS;

EID: 0242526877     PISSN: 10459227     EISSN: None     Source Type: Journal    
DOI: 10.1109/TNN.2003.816034     Document Type: Article

References (14)

1. O. Landolt, "An analog CMOS implementation of a kohonen network with learning capability," in VLSI for Neural Networks and Artificial Intelligence. New York: Plenum, 1994, pp. 25-34.
2. P. Heim, F. Krummenacher, and E. A. Vittoz, "CMOS full-wave operational transconductance rectifier with improved DC transfer characteristic," Electron. Lett., vol. 28, pp. 333-334, 1992.
3. Y. Tulay and J. S. Marsland, "Conic section function network synpase and neuron implementation in VLSI hardware," presented at the IEEE Conf. Neural Networks, 1996.
4. S. Churcher, A. F. Murray, and H. M. Reekie, "Programmable analogue VLSI for radial basisi function networks," Electron. Lett., vol. 29, pp. 1603-1605, 1993.
5. O. Landolt, E. Vittoz, and P. Heim, "CMOS Self Biased Euclidean Distance Computing Circuit With High Dynamic Range," Electron. Lett., vol. 28, pp. 352-354, 1992.
6. S. Collins, G. F. Marshall, and D. R. Brown, "Analogue radial basis function circuit using a compact Euclidean distance calculator," presented at the IEEE Int. Symp. Circuits Systems, 1994.
7. P. Hasler, B. A. Minch, J. Dugger, and C. Dorio, "Adaptive circuits and synapses using floating gate devices," in Learning on Silicon: Adaptive VLSI Neural Systems, G. Cauwenberghs and M. A. Bayoumi, Eds. Boston, MA: Kluwer, 1999, pp. 33-65.
8. T.Serrano-Gotarredona and B.Linares-Barranco,"ART1 and ARTMAP VLSI circuit implementation," in Learning on Silicon: Adaptive VLSI Neural Systems, G. Cauwenberghs and M. A. Bayoumi, Eds. Boston, MA: Kluwer, 1999, pp. 164-191.
9. L. Fausett, Fundamentals of Neural Networks: Architectures, Algorithms, and Applications. Upper Saddle River, NJ: Prentice-Hall, 1994.
10. G. N. Patel and S. P. DeWeerth, "Compact current-mode loser-take-all circuit," Electron. Lett., vol. 31, pp. 2091-2092, 1995.
11. T. Serrano-Gotarredona and B. Linares-Barranco, "A high-precision current-mode WTA-MAX circuit with multichip capability," IEEE J. Solid-State Circuits, vol. 33, pp. 280-286, 1998.
12. _, "A modular current-mode high-precision winner-take-all circuit," IEEE Trans. Circuits Syst. II, vol. 42, pp. 132-134, Jan. 1995.
13. S. P. DeWeerth and T. G. Morris, "CMOS current mode winner-take-all circuit with distributed hysteresis," Electron. Lett., vol. 31, pp. 1051-1053, 1995.
14. A. Gopalan, P. Kulkarini, and A. H. Titus, "An algorithm for the AVLSI implementation of the cephalopod retina and' visual system," in Proc. Int. Joint Conf. Neural Networks, Washington, DC, 2001, pp. 832-836.