Digitally programmable analog building blocks for the implementation of artificial neural networks

IEEE Transactions on Neural Networks

Volumn 7, Issue 2, 1996, Pages 506-514

  Almeida, A P ^a   Franca, J E ^a  

^a INSTITUTO SUPERIOR TÉCNICO   (Portugal)

Author keywords

[No Author keywords available]

Indexed keywords

CMOS INTEGRATED CIRCUITS; COMPUTER SIMULATION; DIGITAL STORAGE; DIGITAL TO ANALOG CONVERSION; LINEAR INTEGRATED CIRCUITS; MOSFET DEVICES; MULTIPLYING CIRCUITS;

DIGITALLY PROGRAMMABLE ANALOG BUILDING BLOCKS; FOUR QUADRANT ANALOG DIGITAL MULTIPLIER; MIXED SIGNAL SIMULATION;

FEEDFORWARD NEURAL NETWORKS;

EID: 0030110107     PISSN: 10459227     EISSN: None     Source Type: Journal    
DOI: 10.1109/72.485684     Document Type: Article

References (21)

1. E. Sánchez-Sinencio and C. Lau, Artificial neural networks - Paradigms, applications, and hardware implementations. Piscataway, NJ: IEEE Press, 1992.
2. C. Mead and M. Ismail, Analog VLSI Implementation of Neural Systems. Norwell, MA: Kluwer Academic, 1989.
3. H. P. Graf, "Analog electronic neural networks," in Proc. ESCIRC 92, Denmark, Sept. 1992, pp. 57-60.
4. M. Khalid and S. Omatu, "A neural-network based control scheme with an adaptive neural model reference structure," in Proc. IJCNN 91, Singapore, Nov. 1991, pp. 2128-2133.
5. M. Yasunaga, "Design, fabrication and evaluation of a five-inch wafer scale neural network LSI composed of 576 digital neurons," in Proc. IJCNN, San Diego, CA, June 1990, pp. 527-535.
6. D. Hammerstrom, "A VLSI architecture for high performance, low-cost, on-chip learning," in Proc. IJCNN, San Diego, CA, June 1990, pp. 537-544.
7. C. Mead, Analog VLSI and Neural Systems. Reading, MA: Addison-Wesley, 1989.
8. M. Holler, S. Tam, H. Castro, and R. Benson, "An electrically trainable artificial neural network (ETANN) with 1024 floating gate synapses," in Proc. IJCNN, Washington, D.C., June 1989, pp. II-191.
9. S. Satyanarayana, Y. P. Tsividis, and H. P. Graf, "A reconfigurable VLSI neural network," IEEE J. Solid-State Circuits, vol. 27, no. 1, pp. 67-81, Jan. 1992.
10. B. Boser, E. Säckinger, J. Bromley, Y. Le Cun, and L. Jackel, "An analog neural network processor with programmable topology," IEEE J. Solid-State Circuits, vol. 26, no. 12, pp. 2017-2024, Dec. 1991.
11. F. J. Kub, K. Moon, I. Mack, and F. Long, "Programmable analog vector-matrix multipliers," IEEE J. Solid-State Circuits, vol. 25, no. 1, pp. 207-214, Feb. 1990.
12. D. E. Rumelhart and J. L. McClelland, Parallel Distributed Processing, vol. 1. Cambridge, MA: MIT Press, 1986.
13. T. Kimura and T. Shima, "Synapse weight accuracy of analog neuro chip," in Proc. IJCNN, Nagoya, Japan, Oct. 1993, pp. 891-894.
14. J. C. Vital and J. E. Franca, "Programmable quasi-passive algorithmic digital-analogue converter," Microelectronics J., vol. 23, no. 1, pp. 17-27, 1992.
15. P. E. Allen and D. R. Holberg, CMOS Analog Circuit Design. New York: Holt, Rinehart, and Winston, 1987.
16. K. Bult and H. Wallinga, "A class of analog CMOS circuits based on the square-law characteristic of an MOS transistor in saturation," IEEE J. Solid-State Circuits, vol. 22, no. 3, pp. 357-365, June 1987.
17. _, "A CMOS four-quadrant analog multiplier," IEEE J. Solid-State Circuits, vol. SSC-21, no. 3, pp. 430-435, June 1986.
18. FIDELDO - "Mixed mode simulator," Ver. 4.0, Jan. 1991, Anacad Computer Systems, Germany.
19. B. Widrow and S. D. Stearns, Adaptive Signal Processing. Englewood Cliffs, NJ: Prentice-Hall, 1985.
20. S. K. Mitra and J. F. Kaisen, Eds., Handbook for Digital Signal Processing. New York: Wiley, 1993.
21. C. Mead, Analog VLSI and Neural Systems. Reading, MA: Addison-Wesley, 1989.