ANNSyS: An Analog Neural Network Synthesis System

Neural Networks

Volumn 12, Issue 2, 1999, Pages 325-338

  Bayraktaroǧlu, Ismet ^a   Öǧrenci, Arif Selçuk ^b   Dündar, Günhan ^b   Balkir, Sina ^b   Alpaydin, Ethem ^b  

^a UNIVERSITY OF CALIFORNIA   (United States)

^b BOGAZICI UNIVERSITY   (Turkey)

Author keywords

Circuit simulation; CMOS neural networks; Macromodeling; Madaline rule; Multilayer perceptrons; Neural network implementations; Neural network training

Indexed keywords

CMOS INTEGRATED CIRCUITS; COMPUTER SIMULATION; MATHEMATICAL MODELS;

ANALOG NEURAL NETWORKS; MADALINE RULE; NEURAL NETWORK TRAINING; SOFTWARE PACKAGE SPICE;

MULTILAYER NEURAL NETWORKS;

SILICON;

ALGORITHM; ARTICLE; ARTIFICIAL NEURAL NETWORK; COMPUTER MODEL; COMPUTER PROGRAM; COMPUTER SIMULATION; COMPUTER SYSTEM; MATHEMATICAL MODEL; PRIORITY JOURNAL;

EID: 0345355147     PISSN: 08936080     EISSN: None     Source Type: Journal    
DOI: 10.1016/S0893-6080(98)00122-1     Document Type: Article

References (23)

1. Alpaydin, E., & Gürgen, F. (1998). Comparison of statistical and neural classifiers and their applications to optical character recognition and speech classification. In C. T. Leondes (Ed.), Neural network systems techniques and applications (pp. 61-88). Academic Press.
2. Annema, A-J. (1995). Feed-forward neural networks, vector decomposition analysis, modelling and analog implementation. Boston, MA: Kluwer Academic Publishers.
3. Beiu, V. (1997). Digital integrated circuit implementations. In E. Fiesler, & R. Beale (Eds.), Handbook of neural computation. Institute of Physics and Oxford University Press.
4. Binici, H., Dündar, G., & Balkir, S. (1995). A new multiplier architecture based on radix-2 conversion scheme. Proceedings of European Conference on Circuit Theory and Design (pp. 439-442).
5. Bishop, C. (1995). Neural networks for pattern recognition. Oxford University Press.
6. Dolenko, B. K., & Card, H. C. (1995). Tolerance to analog hardware of on-chip learning in backpropagation networks. IEEE Transactions on Neural Networks, 6, 1045-1052.
7. Dündar, G., & Rose, K. (1992). Analog neural network circuits for ASIC fabrication. Proceedings of the Fifth IEEE ASIC Conference (pp. 419-422).
8. Dündar, G., & Rose, K. (1995). The effects of quantization on multilayer neural networks. IEEE Transactions on Neural Networks, 6, 1446-1451.
9. Dündar, G., Hsu, F-C., & Rose, K. (1996). Effects of nonlinear synapses on the performance of multilayer neural networks. Neural Computation, 8, 939-949.
10. Edwards, P. J., & Murray, A. F. (1996). Analogue imprecision in MLP training. World Scientific Publishing.
11. Gilbert, B. (1968). A precise four-quadrant multiplier with subnanosecond response. IEEE Journal of Solid State Circuits, 3, 365-373.
12. Hollis, P. W., & Paulos, J. J. (1990). Artificial neural networks using MOS analog multipliers. IEEE Journal of Solid State Circuits, 25, 849-855.
13. Intel, (1991). 80170NX ETANN Data Sheets.
14. Kub, F. J., Moon, K. K., Mack, I. A., & Long, F. M. (1990). Programmable analog matrix multipliers. IEEE Journal of Solid State Circuits, 25, 207-214.
15. Lont, J. B., & Guggenbühl, W. (1992). Analog CMOS implementation of a multilayer perception with nonlinear synapses. IEEE Transactions on Neural Networks, 3, 457-465.
16. Montalvo, A. J., Gyurcsik, R. S., & Paulos, J. J. (1997a). An analog VLSI neural network with on-chip perturbation learning. IEEE Journal of Solid State Circuits, 32, 535-543.
17. Montalvo, A. J., Gyurcsik, R. S., & Paulos, J. J. (1997b). Toward a general purpose analog VLSI neural network with on-chip learning. IEEE Transactions on Neural Networks, 8, 413-423.
18. Piché, S. W. (1995). The selection of weight accuracies for Madalines. IEEE Transactions on Neural Networks, 6, 432-445.
19. Rossetto, O., Jutten, J., Herault, J., & Kreuzer, I. (1989). Analog VLSI synaptic matrices as building blocks for neural networks. IEEE Micro Magazine, 9, 56-63.
20. Shima, T., Kimura, T., Kamatani, Y., Itakura, T., Fujita, Y., & Iida, T. (1992). Neurochips with on-chip backpropagation and/or Hebbian learning. IEEE Journal of Solid State Circuits, 27, 1868-1876.
21. Şimşek, A., Civelek, M., & Dündar, G. (1996). Study of the effects of nonidealities in multilayer neural networks with circuit level simulation. Proceedings of Mediterranean Electronics Conference (pp. 613-616).
22. Treleaven, P., Pacheco, M., & Vellasco, M. (1989). VLSI architectures for neural networks. IEEE Micro Magazine, 9, 8-27.
23. Widrow, B., & Lehr, M. (1990). 30 years of adaptive neural networks: Perception, Madaline, and backpropagation. Proceedings of IEEE, 78, 1415-1442.