VLSI for turbo codes

Turbo Code Applications: A Journey from a Paper to Realization

Volumn , Issue , 2005, Pages 347-382

  Masera, Guido ^a  

^a POLITECNICO DI TORINO   (Italy)

Author keywords

[No Author keywords available]

Indexed keywords

EID: 77957940309     PISSN: None     EISSN: None     Source Type: Book    
DOI: 10.1007/1-4020-3685-X_14     Document Type: Chapter

References (65)

1. S. Benedetto, D. Divsalar, G. Montorsi, F. Pollara (1998) "Soft-input soft-output modules for the construction and distributed iterative decoding of code networks", European transactions on telecommunications, vol. ETT 9, March-April 1998
2. O. Y. Takeshita and D. J. Costello (2000) "New deterministic interleaver designs for turbo-codes", IEEE Trans Info. theory, IT-46, Sept. 2000, pp. 1988-2000
3. L.R. Bahl, J. Cocke, F. Jelinek, and J. Raviv (1974) "Optimal Decoding of Linear Codes for Minimizing Symbol Error Rate", IEEE Transactions on Information Theory, March 1974, pp. 284-287.
4. S. Benedetto, D. Divsalar, G. Montorsi, F. Pollara (1996) "Soft-output decoding algorithms for continuous decoding of parallel concatenated convolutional codes", Proceedings of ICC'96, Dallas, Texas, June 1996.
5. www.etek.chalmers.se/groups/arithdb
6. S. Benedetto, D. Divsalar, G. Montorsi, F. Pollara (1996) "Soft input soft output MAP module to decode parallel and serial concatenated codes", in TDA Progr. Rep. 42-127, Jet Propulsion Lab., Pasadena, CA, pp. 1-20, 1996.
7. S. A. Barbulescu (1996) Iterative decoding of turbo codes and other concatenated codes, Ph.D. dissertation, Univ. South Australia, pp. 23-24, 1996.
8. S. S. Pietrobon (1996) "Efficient implementation of continuous MAP decoders and a synchronization technique for turbo decoders", in Proc. Int. Symp. Inform. Theory Appl., Victoria, B.C., Canada, 1996, pp. 586-589.
9. P. Robertson, E. Villebrun, P. Hoeher (1995) "A comparison of optimal and sub-optimal MAP decoding algorithms operating in the log domain" Proc. ICC95, pp. 1009-1013, 1995.
10. V. C. Gaudet, P. G. Gulak (2003) "A 13.3-Mb/s 0.35 μ m CMOS analog turbo decoder IC with a configurable interleaver", Solid-State Circuits IEEE Journal of, Volume: 38 Issue: 11, Nov. 2003 pp. 2010-2015
11. H. A. Loeliger, F. Tarkoy, F. Lustenberger, M. Helfenstein (1999) "Decoding in analog VLSI" Communications Magazine, IEEE, Volume: 37, Issue: 4, April 1999 pp. 99-101
12. H. A. Loeliger (2001) "Probability propagation and decoding in analog VLSI", IEEE Trans. Info. Theory, Vol.47, Feb. 2001, pp. 837-843
13. Z. Wang, H. Suzuki, and K.K. Parhi (1999) "VLSI Implementation Issues of Turbo Decoder Design for Wireless Applications", IEEE Workshop on Signal Processing Systems, 20-22 October 1999, pp. 503-512
14. G. Montorsi, and S. Benedetto (2001) "Design of Fixed-Point Iterative Decoders for Concatenated Codes with Interleavers" IEEE Jurnal on Selected Areas in Communications, Vol. 19, No. 5, May 2001, pp.871-882
15. A.P. Hekstra (1989) "An alternative to metric rescaling in Viterbi decoders", IEEE Trans. Commun., Vol. 37, No. 11, pp. 1220-1222, 1989
16. P.J. Black, T.H. Meng (1992) "A 140-Mb/s, 32-State, Radix-4 Viterbi Decoder" IEEE Journal of Solid-State Circuits vol. 27, no. 12, December 1992, pp.1877-1885.
17. A.J. Viterbi (1998) "An intuitive justification of the MAP decoder for convo-lutional codes", IEEE Journal on Selected Areas in Communications, Vol. 16, No. 2, February 1998.
18. C. Schurgers, F. Catthoor, M. Engels (2001) "Memory Optimization of MAP Turbo Decoder ALgorithms", IEEE Trans. on VLSI Systems, Vol. 9, No. 2, April 2001, pp. 305-312
19. M. Mansour, N. R. Shanbhag (2003) "VLSI Architectures for SISO-APP Decoders", IEEE Tras. on VLSI Systems, Vol. 11, No. 4, August 2003
20. K. K. Parhi (1999) VLSI Signal Processing Systems: Design and Implementation, Jhon Wiley & Sons, 1999
21. H. Diwid, H. Meyr (1995) "Real-time algorithms and VLSI architectures for soft output MAP convolutional decoding, " Proc. Personal, Indoor, and Mobile Radio Communications, PIMRC'95, vol. 1, 1995, pp. 193-197
22. C. Schurgers, F. Catthoor, M. Engels (1999) "Energy efficient data transfer and storage organization for a MAP turbo decoder module, " Proc. of Low Power Electronics and Design Symposium, 16-17 Aug. 1999, pp. 76-81
23. A. Worm, H. Lamm, N. When (2000) "A High Speed MAP architecture with optimized memory size and power consumption, " Proc. IEEE Workshop Signal processing Systems, SiPS 2000, pp. 265-274
24. F. Viglione, G. Masera, G. Piccinini, M. Ruo Roch, M. Zamboni (2000) "A 50 Mbit/s Iterative Turbo-Decoder, " Proc. of DATE 2000 Conference, pp. 176-180, March 2000.
25. Z. Wang, Z. Chi, K. K. Parhi (2002) "Area-efficient high-speed decoding schemes for turbo decoders, " IEEE Trans. on VLSI Systems, Vol. 10, No. 6, December 2002, pp. 902-912
26. Y. Wu, W. J. Ebel, B. D. Woerner (2000) "Forward computation of backward path metrics for MAP decoders, " IEEE VTC, pp. 2257-2261, 2000
27. I. Atluri, T. Arslan (2003) "Low power VLSI implementation of the MAP decoder for turbo codes through forward recursive calculation of reverse state metrics, " IEEE Int. SOC Conf. 17-20 Sept. 2003, pp. 408-411
28. J. Kwak, S. M. Park, K. Lee (2003) "Reverse tracing of forward state metric in log-MAP and max-log-MAP decoders, " Int. Symp. on Circuits and Systems, 25-28 May 2003
29. M. Bickerstaff, L. davis, C. Thomas, D. Garret, C. Nicol (2003) "A 24 Mb/s radix-4 LogMAP turbo decoder for 3GPP-HSDPA mobile wireless, " International Solid-State Circuits Conference, ISSCC, February 11, 2003, Session 8, paper 8.5
30. G. Masera, G. Piccinini, M. Ruo Roch, M. Zamboni (1999) "VLSI architectures for turbo codes", IEEE Trans. on VLSI Systems, Vol.7, No.3, September 1999, pp.369-379
31. E. Yeo, P. Pakzad, B. Nikolic, V. Anantharam (2001) "VLSI architectures for iterative decoders in magnetic recording channels, " IEEE Trans. Magn., vol. 37, pp. 748-755, Mar. 2001
32. A. Hunt, S. Crozier, M. Richards, K. Gracie (1999) "Performance degradation as a function of overlap depth when using sub-block processing in the decoding of turbo codes, " Proc. of IMSC'99, 1999, Ottawa, Canada, pp. 276-280
33. B. Bougard, A. Giulietti, L. Van der Perre, F. Catthoor (2002) "A class of power efficient VLSI architectures for high speed turbo-decoding, " Global Telecommunications Conference, 2002, GLOBECOM 2002, Vol. 1, pp. 549-553
34. D. Gnaedig, E. Boutillon, M. Jezequel, V.C. Gaudet, P.G. Gulak (2003) "Multiple Slice Turbo Codes, " Proceedings of the 3rd International Symposium on Turbo Codes and Related Topics, pp 343-346, Brest, France, Sept. 2003
35. G. Masera, M. Mazza, G. Piccinini, F. Viglione, M. Zamboni (2002) "Architectural Strategies for Low-Power VLSI Turbo-Decoders, " IEEE Trans. on VLSI, vol. 10, No. 3, June 2002, pp. 279-285
36. A. Giulietti, L. Van der Perre, M. Strum (2002) "Parallel turbo coding inter-leavers: avoiding collisions in accesses to storage elements", Electronics Letters, Vol. 38, Iss. 5, Feb. 2002, pp. 232-234
37. J. Kwak, K. Lee (2002) "Design of dividable interleaver for parallel decoding in turbo codes", Electronics Letters, Vol. 38, Iss. 22, Oct. 2002, pp.1362-1364
38. J. Kwak, S. Min Park, S. Yoon, K. Lee (2003) "Implementation of a parallel turbo decoder with dividable interleaver, " Int. Symp. on Circuits and Systems, 25-28 May 2003
39. A. Nimbalker, T.K. Blankenship, B. Classon, T.E. Fuja, D.J. Costello Jr. (2003) "Inter-Window Shuffle Interleavers for High Throughput Turbo Decoding, " Proceedings of the 3rd International Symposium on Turbo Codes and Related Topics, pp 355-358, Brest, France, Sept. 2003
40. R. Dobkin, M. Peleg, R. Ginosar (2003) "Parallel VLSI architectures and Parallel Interleaving Design for Low-Latency MAP Turbo Decoders, " Technical Report CCIT-TR436, Electrical Engineering, Technion-Israel Institute of Technology, July 2003
41. M.J. Thul, F. Gilbert, N. Wehn (2002) "Optimized concurrent interleaving architecture for high-throughput turbodecoding, " 9th Int. Conf. On Electronics, Circuits and Systems 2002, vol. 3, pp. 1099-1102
42. F. Gilbert, M.J. Thul, N. Wehn (2002) "Communication centric architectures for turbo-decoding on embedded multiprocessors, " Conference and Exhibition on Design, Automation and Test in Europe 2003, pp. 356-361
43. M.J. Thul, F. Gilbert, N. Wehn (2003) "Concurrent Interleaving architectures for high-throughput channel coding, " Proceedings of ICASSP 2003, Vol. 2, pp. 613-616
44. F. Speziali, J. Zory (2004) "Scalable and area efficient concurrent interleaver for high throughput turbo-decoders, " Euromicro Symposium on Digital System Design, Aug. 31-Sept. 3, 2004 pp. 334-341
45. A. Tarable, G. Montorsi, S. Benedetto (2003) "Mapping interleaving laws to parallel Turbo decoder architectures, " Proceedings of the 3rd International Symposium on Turbo Codes and Related Topics, pp. 153-156, Brest, France, Sept. 2003
46. A. Tarable, S. Benedetto (2004) "Mapping interleaving laws to parallel Turbo decoder architectures, " IEEE Comm. Letters, Vol. 8, No. 3, March 2004, pp. 162-164
47. A. P. Worthen, S. Hong, R. Gupta, W. E. Stark (1999) "Performance optimization of VLSI transceiver for low-energy communications systems, " Military Communication Conference, MILCOM 1999, Vol. 2, 31 Oct.-3 Nov. 1999, pp. 1434-1438
48. O.Y. Leung, C. Y. Tsui, R. S. Cheng (2001) "Reducing power consumption of turbo decoder using adaptive iteration with variable supply voltage, " IEEE Trans. on VLSI Systems, Vol. 9, No. 1, Feb. 2001, pp. 34-40
49. C. Schurgers, L. Van der Perre, M. Engels, H. De Man (1999) "Adaptive Turbo Decoding for Indoor Wireless Communication, " IEEE Wireless Communications and Networking Conference (WCNC), 21-24 September 1999, pp. 1498-1502
50. R. Gonzales, B. M. Gordon, M. A. Horowitz (1997) "Supply and Threshold Voltage Scaling for Low Power CMOS, " IEEE Journal of Solid-State Circuits, vol. 32, no. 8, pp. 1210-1216, August 1997.
51. rd Int. Symp. on Turbo Codes and Related Topics, Brest, France, 2003, pp. 511-514
52. www.latticesim.com/products
53. www.xilinx.com/products/logicore/alliance
54. www.altera.com/products/ip
55. www.us.design-reuse.com/sip
56. www.icoding.com/products.htm
57. www.tij.co.jp/jsc/docs/dsps/support/dowload/c6000
58. A. La Rosa, C. Passerone, F. Gregoretti, L. Lavagno (2004) "Implementation of a UMTS turbo-decoder on a dynamically reconfigurable platform", Design, Automation and Test in Europe, Volume: 2, 16-20 Feb. 2004 pp. 1218-1223 Vol.2
59. P. Salz, O. Schliebusch, D. Kammler, G. Ascheid, R. Leupers, H. Meyr (2004) Specification and Implementation of an Application Specific Instruction Set Processor (ASIP) for Turbo Decoding, Diploma Thesis, Institute for Integrated Signal Processing Systems, RWTH Aachen"
60. S. Sharma, S. Attri, F.C. Chauhan (2003) "A simplified and efficient implementation of FPGA-based turbo decoder" Proceedings of the 2003 IEEE International Conference on Performance, Computing, and Communications Conference, 9-11 April 2003 pp. 207-213
61. Xiao-Jun Zeng, Zhi-Liang Hong (2002) "Design and implementation of a turbo decoder for 3G W-CDMA systems" Consumer Electronics, IEEE Transactions on, Volume: 48, Issue: 2, May 2002 pp. 284-291
62. J. Steensma, C. Dick (2001) "FPGA implementation of a 3GPP turbo codec, " Thirty-Fifth Asilomar Conference on Signals, Systems and Computers, Volume: 1, 4-7 Nov. 2001, pp. 61-65 vol.1
63. P. Urard et al. (2004) "A Generic 350 Mb/s Turbo-Codec Based on a 16-states SISO Decoder, " International Solid-State Circuits Conference, ISSCC, February 18, 2004, Session 23, paper 23.4
64. Myoung-Cheol Shin, In-Cheol Park (2003) "A Programmable Turbo Decoder for Multiple 3G Wireless Standards, " International Solid-State Circuits Conference, ISSCC, February 11, 2003, Session 8, paper 8.7
65. B. Bougard et al. (2003) "A Scalable 8.7 nJ/bit 75.6 Mb/s Parallel Concatenated Convolutional (Turbo-) CODEC, " International Solid-State Circuits Conference, ISSCC, February 11, 2003, Session 8, paper 8.6