Implementation of a UMTS turbo-decoder on a dynamically reconfigurable platform

Proceedings - Design, Automation and Test in Europe Conference and Exhibition

Volumn 2, Issue , 2004, Pages 1218-1223

  La Rosa, Alberto ^a   Passerone, Claudio ^a   Gregoretti, Francesco ^a   Lavagno, Luciano ^a  

^a POLITECNICO DI TORINO   (Italy)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTATION DOMAINS; IMAGE DECOMPRESSION; TURBO-DECODERS; DESIGN FLOWS; DEVELOPMENT FRAMEWORKS; MODERN EMBEDDED SYSTEMS; REAL-TIME TASKS; RECONFIGURABLE PLAT-FORMS; XIRISC RECONFIGURABLE PROCESSOR;

DECODING; EMBEDDED SYSTEMS; FIELD PROGRAMMABLE GATE ARRAYS; IMAGE CODING; IMAGE COMPRESSION; PROGRAM PROCESSORS; REAL TIME SYSTEMS; WIRELESS TELECOMMUNICATION SYSTEMS; DESIGN; EXHIBITIONS; REDUCED INSTRUCTION SET COMPUTING;

APPLICATION SPECIFIC INTEGRATED CIRCUITS; RECONFIGURABLE ARCHITECTURES;

EID: 3042568910     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DATE.2004.1269062     Document Type: Conference Paper

References (19)

1. 3GPP. Technical specification group radio access network; multiplexing and channel coding. Technical Specification TS 25.212 v5.1.0, 2002.
2. M. Arnold, Instruction Set Extension for Embedded Processors. PhD thesis, Delft University of Technology, Mar. 2001. ISBN 90-9014523-0.
3. T. K. Blankenship and B. Classon. Fixed-point performance of low complexity Turbo Decoding alghoritms. Technical report, Motorola Labs, 2001.
4. P. Brisk, A. Kaplan, R. Kastner, and M. Sarrafdazeh. Instruction generation and regularity extraction for reconfigurable processors. In Proc. of the Intl. Conf. on Compilers, Architectures and Synthesis for Embedded Systems, 2002.
5. T. Callahan and J. Wawrzynek. Adapting software pipelining for reconfigurable computing. In Proc. of the Intl. Conf. on Compilers, Architecture, and Synthesis for Embedded Systems, 2000.
6. F. Campi, R. Canegallo, and R. Guerrieri. IP-reusable 32-bit VLIW Rise core. In Proc. of the European Solid-State Circuits Conference, 2001.
7. A. Chass, A. Gubeskys, and G. Kutz. Efficient software implmentation of the max-log-map turbo decoder on the star-core sc140 dsp. In Proc. of the Intl. Conf. on Signal Processing Applications and Technology, 2000.
8. J. Harrison. Implementation of a 3gpp turbo decoder on a programmable dsp core. In Proc. of the Communications Design Conference, 2001.
9. J. Jacob and P. Chow. Memory Interfacing and Instruction Specification for Reconfigurable Processors. In Proc. Intl. Symp. on FPGAs, 1999.
10. W. J.Ebel. Turbo-code implementation on C6x. Technical report, Alexandria Research Institute-Virginia Polytechnic Institute and State University, 1999.
11. B. Kastrup, A. Bink, and J. Hoogerbrugge. ConCISe: A compiler-driven CPLD-based instruction set accelerator. In Proc. of the Symposium on Field-Programmable Custom Computing Machines, 1999.
12. S. Pees, A. Hoffmann, V. Zivojnovic, and H. Meyr. LISA-machine description language for cycle-accurate models of programmable DSP architectures. In Proc. of the Design Automation Conference, 1999.
13. A. Peymandoust, L. Pozzi, P. Ienne, and G. D. Micheli. Automatic instruction set extension and utilization for embedded processors. In Proc. of the Intl. Conf. on Application-Specific Systems, Architectures, and Processors, 2003.
14. R. Razdan and M. Smith. A high-performance microarchitecture with hardware-programmable functional units. In Proc. of the Intl. Symposium on Microarchitecture, 1994.
15. A. L. Rosa, L. Lavagno, and C. Passerone. A software development tool chain for a reconfigurable processor. In Proc. of the Intl. Conf. on Compilers, Architectures and Synthesys for Embedded Systems, 2001.
16. M. Valenti and J. Sun. The UMTS turbo code and efficient decoder implementation suitable for software-defined radios. In Intl. Journal of Wireless Information Networks, Oct. 2001.
17. M. Vaya and J. Cavallaro. Viturbo: A reconfigurable architecture for viterbi and turbo decoding. In Proc. of the Intl. Conf. on Acoustics, Speech and Signal Processing, 2003.
18. L. Yanbing, T. Callahan, R. Harr, and U. Kurkure. Hardware-software co-design of embedded reconfigurable architectures. In Proc. of the Design Automation Conference, 2000.
19. Z. Ye, N. Shenoy, and P. Banerjee. A C compiler for a processor with a reconfigurable functional unit. In Proc. of the Intl. Symposium on Field Programmable Gate Arrays, 2000.